Effect of Spatial Pooler Initialization on Column Activity in Hierarchical Temporal Memory

被引：0

作者：

Leake, Mackenzie ^{[1
]}

Xia, Liyu ^{[2
]}

Rocki, Kamil ^{[3
]}

Imaino, Wayne ^{[3
]}

机构：

[1] Scripps Coll, Claremont, CA 91711 USA

[2] Univ Chicago, Chicago, IL 60637 USA

[3] IBM Res, San Jose, CA USA

来源：

PROCEEDINGS OF THE TWENTY-NINTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE | 2015年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In the Hierarchical Temporal Memory (HTM) paradigm the effect of overlap between inputs on the activation of columns in the spatial pooler is studied. Numerical results suggest that similar inputs are represented by similar sets of columns and dissimilar inputs are represented by dissimilar sets of columns. It is shown that the spatial pooler produces these results under certain conditions for the connectivity and proximal thresholds at initialization. Qualitative arguments about the learning dynamics of the spatial pooler are then discussed.

引用

页码：4176 / 4177

页数：2

共 50 条

[1] Reconfigurable Hardware Architecture of the Spatial Pooler for Hierarchical Temporal Memory
Zyarah, Abdullah M.
Kudithipudi, Dhireesha
2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 143 - 148
[2] A robust implementation of the Spatial Pooler within the theory of Hierarchical Temporal Memory (HTM)
Liddiard, Ashley
Tapson, Jonathan
Verrinder, Robyn
2013 6TH ROBOTICS AND MECHATRONICS CONFERENCE (ROBMECH), 2013, : 70 - 73
[3] Using Spatial Pooler of Hierarchical Temporal Memory to classify noisy videos with predefined complexity
Wielgosz, Maciej
Pietron, Marcin
NEUROCOMPUTING, 2017, 240 : 84 - 97
[4] Using Spatial Pooler of Hierarchical Temporal Memory for object classification in noisy video streams
Wielgosz, Maciej
Pietron, Marcin
Wiatr, Kazimierz
PROCEEDINGS OF THE 2016 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS (FEDCSIS), 2016, 8 : 271 - 274
[5] Hierarchical Temporal Memory implementation on FPGA using LFSR based spatial pooler address space generator
Kerner, Madis
Tammemae, Kalle
2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT & SYSTEMS (DDECS), 2017, : 92 - 95
[6] Using the hierarchical temporal memory spatial pooler for short-term forecasting of electrical load time series
Osegi, E. N.
APPLIED COMPUTING AND INFORMATICS, 2021, 17 (02) : 264 - 278
[7] Feature extraction without learning in an analog spatial pooler memristive-CMOS circuit design of hierarchical temporal memory
Olga Krestinskaya
Alex Pappachen James
Analog Integrated Circuits and Signal Processing, 2018, 95 : 457 - 465
[8] Feature extraction without learning in an analog spatial pooler memristive-CMOS circuit design of hierarchical temporal memory
Krestinskaya, Olga
James, Alex Pappachen
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 95 (03) : 457 - 465
[9] Information-theoretic analysis of Hierarchical Temporal Memory-Spatial Pooler algorithm with a new upper bound for the standard information bottleneck method
Sanati, Shiva
Rouhani, Modjtaba
Hodtani, Ghosheh Abed
FRONTIERS IN COMPUTATIONAL NEUROSCIENCE, 2023, 17
[10] Hierarchical Temporal and Spatial Memory for Gait Pattern Recognition
Shen, Jianghao
Loew, Murray
2016 IEEE APPLIED IMAGERY PATTERN RECOGNITION WORKSHOP (AIPR), 2016,

← 1 2 3 4 5 →