共 50 条
- [2] Reconfigurable Hardware Architecture of the Spatial Pooler for Hierarchical Temporal Memory 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 143 - 148
- [3] Effect of Spatial Pooler Initialization on Column Activity in Hierarchical Temporal Memory PROCEEDINGS OF THE TWENTY-NINTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2015, : 4176 - 4177
- [4] A robust implementation of the Spatial Pooler within the theory of Hierarchical Temporal Memory (HTM) 2013 6TH ROBOTICS AND MECHATRONICS CONFERENCE (ROBMECH), 2013, : 70 - 73
- [5] Hierarchical Temporal Memory implementation on FPGA using LFSR based spatial pooler address space generator 2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT & SYSTEMS (DDECS), 2017, : 92 - 95
- [7] Video Object Detection with an Aligned Spatial-Temporal Memory COMPUTER VISION - ECCV 2018, PT VIII, 2018, 11212 : 494 - 510
- [8] Feature extraction without learning in an analog spatial pooler memristive-CMOS circuit design of hierarchical temporal memory Analog Integrated Circuits and Signal Processing, 2018, 95 : 457 - 465