A 1.8V 200mW 8-bit 1GSPS CMOS A/D Converter with a Cascaded-Folding and an Interpolation

被引：0

作者：

Hwang, Jooho ^{[1
]}

Lee, Dongheon ^{[1
]}

Park, Sunghyun ^{[1
]}

Moon, Junho ^{[1
]}

Song, Minkyu ^{[1
]}

机构：

[1] Dongguk Univ, Dept Semicond Sci, Seoul 100715, South Korea

来源：

2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS | 2009年

关键词：

ADC; cascaded-folding; folder averaging; auto-switching encoder;

D O I：

10.1109/ICICDT.2009.5166304

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a CMOS analog-to-digital converter (ADC) with an 8-bit 1GSPS at 1.8V is designed. The architecture of the proposed ADC is based on a folding ADC with a cascaded-folding and an interpolation structure. A self-linearized pre-amplifier with source degeneration technique and a folder averaging technique for the high-performance are introduced. Further, a novel auto-switching encoder is also proposed. The chip has been fabricated with 0.18 mu m 1-poly 5-metal CMOS technology. The active chip area is 0.72mm(2) and it consumes about 200mW at 1.8V power supply. The simulated result of SNDR is 46.29dB, when F(in)= F(s)/2 at F(s)=1GHz.

引用

页码：241 / 244

页数：4

共 35 条

[1] Design of a 1.8V 8-bit 1GSPS Cascaded-Folding CMOS AID Converter Based on a Folder Averaging Technique
Lee, Dongheon
Kim, Seunghun
Hwang, Jooho
Moon, Junho
Song, Minkyu
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 79 - 82
[2] An 8-bit 1GSPS Folding-Interpolation CMOS A/D Converter with an Auto Switching Encoder
Park, Sunghyun
Hwang, Jooho
Lee, Dongheon
Moon, Junho
Song, Minkyu
2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, : 69 - 72
[3] Design of a 1.8V 8-bit 500MSPS folding-interpolation CMOS A/D converter with a folder averaging technique
Lee, Dongjin
Song, Jaewon
Shin, Jongha
Hwang, Sanghoon
Song, Minkyu
Wysocki, Tad
2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 356 - +
[4] An 8-bit 1Gsps CMOS pipeline ADC
Kim, YJ
Koo, JH
Yun, WJ
Lim, SI
Kim, S
PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 424 - 425
[5] An 8-bit folding A/D converter with a new interpolation technique
Martins, EM
Ferreira, EC
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 41 (2-3) : 237 - 252
[6] An 8-bit Folding A/D Converter with a New Interpolation Technique
Evandro Mazina Martins
Elnatan Chagas Ferreira
Analog Integrated Circuits and Signal Processing, 2004, 41 : 237 - 252
[7] Design of a 1.8V 6-bit 100MSPS 5mW CMOS A/D converter with low power folding-interpolation techniques
Hwang, Sanghoon
Moon, Junho
Jung, Seunghwi
Song, Minkyu
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 548 - +
[8] A 2 GSps, 8-Bit Folding and Interpolation ADC with Foreground Calibration in 90 nm CMOS Technology
Zhang, Yi
Meng, Qiao
Zhang, Changchun
Zhang, Ying
Guo, Yufeng
Zhang, Youtao
Li, Xiaopeng
Yang, Lei
JOURNAL OF SENSORS, 2017, 2017
[9] An 8-bit CMOS current-mode folding and interpolation A/D converter with three-level folding amplifiers
Kim, KM
Yoon, KS
APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 409 - 412
[10] Building blocks for a 100 MS/s, 10-b, 1.8V CMOS cascaded folding & interpolating A/D converter
Kokozidis, C
Bouras, S
Arapoyanni, A
ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 794 - 797

← 1 2 3 4 →