Analog and Short Channel Effects Performance of Sub-100 nm Graded Channel Fully Depleted Silicon On Insulator (SOI)

被引：0

作者：

Jafar, Norsyahida ^{[1
]}

Soin, Norhayati ^{[1
]}

机构：

[1] Univ Malaya, Fac Engn, Dept Elect, Kuala Lumpur, Malaysia

来源：

MINO'09: PROCEEDINGS OF THE 8TH WSEAS INTERNATIONAL CONFERENCE ON MICROELECTRONICS, NANOELECTRONICS, OPTOELECTRONICS: ADVANCES IN MICROELECTRONICS, NANOELECTRONICS AND OPTOELECTRONICS | 2009年

关键词：

Graded Channel Fully Depleted SOI; SOI; analog; Short Channel Effects (SCEs); GATE; MODEL;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the dependency of analog and Short Channel Effects (SCEs) performance of 75 nm channel length fully-depleted Silicon On Insulator (SOI) device on the applied Graded Channel (GC) design. The comparative analysis between standard SOI (STD SOI) devices at doped channel and equivalent threshold voltage, V-TH with GC SOI device are examined on the basis of internal physical mechanisms. Device characterizations are performed using simulation based approached provided by ATLAS 2D. Results show superiority of GC performances over standard SOI devices in both analog and SCEs point of views.

引用

页码：63 / 67

页数：5

共 50 条

[1] Analog performance and application of graded-channel fully depleted SOI MOSFETs
Pavanello, MA
Martino, JA
Dessard, V
Flandre, D
[J]. SOLID-STATE ELECTRONICS, 2000, 44 (07) : 1219 - 1222
[2] Analytical analysis of short-channel effects in MOSFETs for sub-100 nm technology
Park, JS
Lee, SY
Shin, HS
Dutton, RW
[J]. ELECTRONICS LETTERS, 2002, 38 (20) : 1222 - 1223
[3] Graded-channel fully depleted Silicon-On-Insulator nMOSFET for reducing the parasitic bipolar effects
Pavanello, MA
Martino, JA
Flandre, D
[J]. SOLID-STATE ELECTRONICS, 2000, 44 (06) : 917 - 922
[4] Analog/RF Performance of sub-100 nm SOI MOSFETs with Non-Classical Gate-Source/Drain Underlap Channel Design
Kranti, A.
Rashmi
Burignat, S.
Raskin, J-P.
Armstrong, G. A.
[J]. 2010 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, 2010, : 45 - +
[5] Sub-100 nm Channel Length Graphene Transistors
Liao, Lei
Bai, Jingwei
Cheng, Rui
Lin, Yung-Chen
Jiang, Shan
Qu, Yongquan
Huang, Yu
Duan, Xiangfeng
[J]. NANO LETTERS, 2010, 10 (10) : 3952 - 3956
[6] Design Considerations of Sub-100nm Dual Material Gate Fully Depleted Silicon on Insulator (DMG-FD-SOI)
Jafar, Norsyahida
Soin, Norhayati
[J]. ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 69 - 75
[7] SHORT-CHANNEL EFFECT IN FULLY DEPLETED SOI MOSFETS
YOUNG, KK
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (02) : 399 - 402
[8] Frequency characteristics of sub-100 nm double-gate MOSFET for suppressing short channel effects
Ko, SW
Kim, YD
Jung, HK
[J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (04) : S134 - S136
[9] Device design for subthreshold slope and threshold voltage control in sub-100 nm fully-depleted SOI MOSFETs
Numata, T
Uchida, K
Koga, J
Takagi, S
[J]. 2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 179 - 180
[10] Supercoupling effect in short-channel ultrathin fully depleted silicon-on-insulator transistors
Navarro, C.
Bawedin, M.
Andrieu, F.
Sagnes, B.
Martinez, F.
Cristoloveanu, S.
[J]. JOURNAL OF APPLIED PHYSICS, 2015, 118 (18)

← 1 2 3 4 5 →