共 50 条
- [22] ELECTRICAL CHARACTERIZATION OF PACKAGES FOR HIGH-SPEED INTEGRATED-CIRCUITS [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1985, 8 (04): : 468 - 473
- [23] Evolving high-speed, energy-efficient integrated circuits [J]. 2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 3106 - +
- [24] HIGH-SPEED BIPOLAR INTEGRATED-CIRCUITS FOR SSC APPLICATIONS [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1989, 283 (03): : 806 - 809
- [25] HIGH-SPEED SCALING DECADE BASED ON INTEGRATED-CIRCUITS [J]. INSTRUMENTS AND EXPERIMENTAL TECHNIQUES-USSR, 1971, 14 (05): : 1381 - &
- [27] ISOLATION TECHNIQUE FOR HIGH-SPEED BIPOLAR INTEGRATED-CIRCUITS [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1977, 25 (9-10): : 1039 - 1051
- [28] Non-intrusive testing of high-speed CML circuits [J]. SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 172 - 178
- [29] Design and measurement for high-speed interconnects between chip package, connector and PCB board [J]. 2019 IEEE 28TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS 2019), 2019,
- [30] Analysis of a high-speed PCB design [J]. 2017 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2017,