A Die-on-Board PCB for Testing High-Speed Integrated Circuits

被引:0
|
作者
Ratwani, Mukul [1 ]
Nambath, Nandakumar [1 ]
Ashok, Rakesh [1 ]
Gupta, Shalabh [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Bombay 400076, Maharashtra, India
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Chip-on-board (COB) printed circuit boards (PCB) appear to be a very attractive solution for testing high-speed integrated circuits (IC). Attaching the bare die directly on a PCB takes away the packaging cost, which is as high as the chip fabrication cost or more when it comes to the high-speed ICs. Wafer probing is a good alternative, but may not come in handy if there are too many high-speed signals to be probed. We have developed a cost-effective method to test high-speed ICs by flip-chip bonding them directly onto the PCB. The designed PCB will be used to test an IC which has 50 pins, and has eight sets of differential signals with speeds up to 25-GBd. Grounded differential co-planar wave-guides were designed to take out the high-speed signals to the GPPO connectors arranged in the periphery of the PCB. The differential transmission lines have a pitch of 100 mu m near to the IC and are widened and bifurcated such that they match with the dimensions of the single ended connectors in the periphery of the PCB. S-parameter simulations done on the transmission lines show promising results.
引用
收藏
页数:2
相关论文
共 50 条
  • [21] RADIATION RESPONSE OF HIGH-SPEED CMOS INTEGRATED-CIRCUITS
    YUE, H
    DAVISON, D
    JENNINGS, RF
    LOTHONGKAM, P
    RINERSON, D
    WYLAND, D
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1987, 34 (06) : 1464 - 1466
  • [22] ELECTRICAL CHARACTERIZATION OF PACKAGES FOR HIGH-SPEED INTEGRATED-CIRCUITS
    STANGHAN, CJ
    MACDONALD, BM
    [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1985, 8 (04): : 468 - 473
  • [23] Evolving high-speed, energy-efficient integrated circuits
    Sill, Frank
    Salomon, Ralf
    [J]. 2006 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-6, 2006, : 3106 - +
  • [24] HIGH-SPEED BIPOLAR INTEGRATED-CIRCUITS FOR SSC APPLICATIONS
    NEWCOMER, FM
    VANBERG, R
    VANDERSPIEGEL, J
    WILLIAMS, HH
    [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1989, 283 (03): : 806 - 809
  • [25] HIGH-SPEED SCALING DECADE BASED ON INTEGRATED-CIRCUITS
    PERELMAN, AA
    [J]. INSTRUMENTS AND EXPERIMENTAL TECHNIQUES-USSR, 1971, 14 (05): : 1381 - &
  • [26] ELECTROOPTIC SAMPLING OF HIGH-SPEED DEVICES AND INTEGRATED-CIRCUITS
    WIESENFELD, JM
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (2-3) : 141 - 161
  • [27] ISOLATION TECHNIQUE FOR HIGH-SPEED BIPOLAR INTEGRATED-CIRCUITS
    NAKAJIMA, S
    KATO, K
    [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1977, 25 (9-10): : 1039 - 1051
  • [28] Non-intrusive testing of high-speed CML circuits
    Devdas, V
    Ivanov, A
    [J]. SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 172 - 178
  • [29] Design and measurement for high-speed interconnects between chip package, connector and PCB board
    Hu, Kaisheng
    [J]. 2019 IEEE 28TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS 2019), 2019,
  • [30] Analysis of a high-speed PCB design
    Johansson, Christian
    Manefjord, Torbjorn
    [J]. 2017 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2017,