The hardware/software divide for high-performance embedded controllers

被引:0
|
作者
Goodall, R [1 ]
Jones, S [1 ]
机构
[1] Loughborough Univ Technol, Loughborough LE11 3TU, Leics, England
关键词
real-time control; co-design; embedded control;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The paper provides a primarily qualitative overview of the hardware/software issues that relate to achieving efficient solutions for real-time embedded control. This issue has always existed, even with general-purpose processing elements, but it is likely to become much more critical for new families of programmable devices. The purpose of the paper is to identify trends relating to controllers that employ these devices. Copyright (C) 2001 IFAC.
引用
收藏
页码:257 / 262
页数:6
相关论文
共 50 条
  • [41] High-level design of embedded hardware-software systems
    Dolinsky, MS
    [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1997, (05): : 63 - 70
  • [42] Symbolic debugging of embedded hardware and software
    Koushanfar, F
    Kirovski, D
    Hong, I
    Potkonjak, M
    Papaefthymiou, MC
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (03) : 392 - 401
  • [43] High-level design of embedded hardware-software systems
    Dolinsky, M
    [J]. ADVANCES IN ENGINEERING SOFTWARE, 2000, 31 (03) : 197 - 201
  • [44] Embedded software verification in hardware-software codesign
    Hsiung, PA
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (15) : 1435 - 1450
  • [45] Hardware coprocessors for high-performance symmetric cryptography
    José M. Granado-Criado
    Miguel A. Vega-Rodríguez
    [J]. The Journal of Supercomputing, 2017, 73 : 2456 - 2482
  • [46] Hardware coprocessors for high-performance symmetric cryptography
    Granado-Criado, Jose M.
    Vega-Rodriguez, Miguel A.
    [J]. JOURNAL OF SUPERCOMPUTING, 2017, 73 (06): : 2456 - 2482
  • [47] High-performance multigrid solvers in reconfigurable hardware
    Kasbah, Safaa J.
    Damaj, Issam W.
    [J]. WORLD CONGRESS ON ENGINEERING 2007, VOLS 1 AND 2, 2007, : 816 - +
  • [48] HARDWARE IMPLEMENTATION OF A HIGH-PERFORMANCE TRIGGER SYSTEM
    GENTHER, SA
    EVEL, EA
    [J]. HEWLETT-PACKARD JOURNAL, 1986, 37 (04): : 26 - 32
  • [49] HIGH-PERFORMANCE INTERFACE ARCHITECTURES FOR CRYPTOGRAPHIC HARDWARE
    ANDERSON, DP
    RANGAN, PV
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1988, 304 : 301 - 309
  • [50] Design and analysis of hardware for high-performance prolog
    Holmer, BK
    Sano, B
    Carlton, M
    VanRoy, P
    Despain, AM
    [J]. JOURNAL OF LOGIC PROGRAMMING, 1996, 29 (1-3): : 107 - 139