40nm Embedded Self-Aligned Split-Gate Flash Technology for High-Density Automotive Microcontrollers

被引：0

作者：

Luo, L. Q. ^{[1
]}

Kong, Y. J. ^{[1
]}

Deng, F. X. ^{[1
]}

Qu, X. ^{[1
]}

Teo, Z. Q. ^{[1
]}

Liu, J. Q. ^{[1
]}

Zhang, F. ^{[1
]}

Cai, X. S. ^{[1
]}

Tan, K. M. ^{[1
]}

Lim, K. Y. ^{[1
]}

Khoo, P. ^{[1
]}

Yeo, P. Y. ^{[1
]}

Nguyen, B. Y. ^{[1
]}

Jung, S. M. ^{[1
]}

Siah, S. Y. ^{[1
]}

Shum, D., Sr. ^{[1
]}

Pey, K. L. ^{[2
]}

Shubhakar, K. ^{[2
]}

Wang, C. M. ^{[3
]}

Xing, J. C. ^{[3
]}

Liu, G. Y. ^{[3
]}

Diao, Y. ^{[3
]}

Lin, G. M. ^{[3
]}

Luo, F. ^{[3
]}

Tee, L. ^{[3
]}

Markov, V. ^{[3
]}

Lemke, S. M. ^{[3
]}

Ghazavi, P. ^{[3
]}

Do, N. ^{[3
]}

Tiwari, V. ^{[3
]}

Liu, X., Sr. ^{[3
]}

机构：

[1] GLOBALFOUNDRIES Singapore Pte Ltd, Singapore 738406, Singapore

[2] Singapore Univ Technol & Design, 8 Somapah Rd, Singapore 487372, Singapore

[3] Silicon Storage Technol Inc, San Jose, CA 95134 USA

来源：

2017 IEEE 9TH INTERNATIONAL MEMORY WORKSHOP (IMW) | 2017年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper successfully demonstrates a logic-compatible, high performance and high reliability, automotivegrade 2.5V embedded NVM process extending over several generations. A high-density flash macro is used to debug process complexities which arise from the add-on modules. The modular approach is adopted for integrating self-aligned, floating-gate-based split-gate SuperFlash r ESF3 cell into 40nm CMOS logic process. Key features of the product-like Macro are dual power supply with input voltage fluctuations, wide operating temperature range from -40 degrees C to 150 degrees C, fast byte/ word program under 10 mu s and sector/chip erase under 10ms. The macro random read access time is only 8ns under worst case conditions. Key process monitors are characterization and yield of the Macro. Endurance was extended to 200k cycles and satisfy automotive grade requirement with wide read margin. Post-cycling data retention performs very well up to 150 degrees C. Wafer sort yield is in high double digits, with consistent wafer-to-wafer and within-wafer uniformity, showing good process control. The technology is suitable for high-speed automotive MCU, as well as IoT, smart card, and industrial MCU applications.

引用

页码：123 / 126

页数：4

共 50 条

[1] Functionality Demonstration of a High-Density 2.5V Self-Aligned Split-Gate NVM Cell Embedded Into 40nm CMOS Logic Process for Automotive Microcontrollers
Luo, L. Q.
Teo, Z. Q.
Kong, Y. J.
Deng, F. X.
Liu, J. Q.
Zhang, F.
Cai, X. S.
Tan, K. M.
Lim, K. Y.
Khoo, P.
Jung, S. M.
Siah, S. Y.
Shum, D.
Pey, K. L.
Shubhakar, K.
Wang, C. M.
Xing, J. C.
Diao, Y.
Lin, G. M.
Tee, L.
Lemke, S. M.
Ghazavi, P.
Liu, X.
Do, N.
2016 IEEE 8TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2016,
[2] Functionality Demonstration of a High-Density 1.1V Self-Aligned Split-Gate NVM Cell Embedded Into LP 40 nm CMOS for Automotive and Smart Card Applications
Luo, L. Q.
Chow, Y. T.
Cai, X. S.
Zhang, F.
Teo, Z. Q.
Wang, D. X.
Lim, K. Y.
Zhou, B. B.
Liu, J. Q.
Yea, A.
Chang, T. L.
Kong, Y. J.
Yap, C. W.
Lup, S.
Long, R.
Tan, J. B.
Shum, D.
2015 IEEE 7TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2015, : 165 - 168
[3] Highly Reliable Flash Memory with Self-aligned Split-gate Cell Embedded into High Performance 65nm CMOS for Automotive & Smartcard Applications
Shum, D.
Power, J. R.
Ullmann, R.
Suryaputra, E.
Ho, K.
Hsiao, J.
Tan, C. H.
Langheinrich, W.
Bukethal, C.
Pissors, V.
Tempel, G.
Roehrich, M.
Gratz, A.
Iserhagen, A.
Andersen, E. O.
Paprotta, S.
Dickenscheid, W.
Strenz, R.
Duschl, R.
Kern, T.
Hsieh, C. T.
Huang, C. M.
Ho, C. W.
Kuo, H. H.
Hung, C. W.
Lin, Y. T.
Tran, L. C.
2012 4TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2012,
[4] 0.18um modular triple self-aligned embedded split-gate flash memory
Mih, R
Harrington, J
Houlihan, K
Lee, HK
Chan, K
Johnson, J
Chen, B
Yan, J
Schmidt, A
Gruensfelder, C
Kim, K
Shum, D
Lo, C
Lee, D
Levi, A
Lam, C
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 120 - 121
[5] A novel vertical channel self-aligned split-gate flash memory
Wu, Dake
Zhou, Falong
Huang, Ru
Li, Yan
Cai, Yimao
Guo, Ao
Zhang, Xing
Wang, Yangyuan
SOLID-STATE ELECTRONICS, 2009, 53 (02) : 124 - 126
[6] Self-aligned split-gate process cuts flash-memory cell size by 40%
Allan, R
ELECTRONIC DESIGN, 2000, 48 (14) : 32 - 32
[7] A novel self-aligned highly reliable sidewall split-gate flash memory
Cho, CYS
Chen, MJ
Chen, CF
Tuntasood, P
Fan, DT
Liu, TY
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (03) : 465 - 473
[8] Split-Gate Flash Memory for Automotive Embedded Applications
Chu, Y. S.
Wang, Y. H.
Wang, C. Y.
Lee, Y. H.
Kang, A. C.
Ranjan, R.
Chu, W. T.
Ong, T. C.
Chin, H. W.
Wu, K.
2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
[9] Shrinkable triple self-aligned field-enhanced split-gate flash memory
Chu, WT
Lin, HH
Hsieh, CT
Sung, HC
Wang, YH
Lin, YT
Wang, CS
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (10) : 1667 - 1671
[10] Self-aligned access gate technology for compact embedded flash memories
Goarin, P
van Schaijk, R
Slotboom, M
Tello, PG
van Duuren, M
Akil, N
Baks, W
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 281 - 284

← 1 2 3 4 5 →