A VLSI system-on-a-chip (SoC) for digital communications

被引：0

作者：

Srinivas, V. Chandrasekhara ^{[1
]}

Bhowmick, S. K. ^{[1
]}

Krishna, S. Gopi ^{[1
]}

Saharia, Pranab ^{[1
]}

机构：

[1] Adv Numer Res & Anal Grp ANURAG, Hyderabad 500058, Andhra Pradesh, India

来源：

2006 IFIP INTERNATIONAL CONFERENCE ON WIRELESS AND OPTICAL COMMUNICATIONS NETWORKS | 2006年

关键词：

digital communication; baseband; DSP; SoC; simulation; architecture; FPGA;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

A System-on-a-chip baseband processor for full duplex digital communication applications is proposed. The SoC employs three 16-bit Digital Signal Processors (DSPs), one in transmitter path and two in the receiver path. Hardware coprocessors are integrated for on chip digital down conversion, de-spreading and Viterbi decoding to give hardware acceleration in data processing. The DSP processors can be configured through software for different standards and protocols. Standard asynchronous UART interface is provided on chip for program development and debugging. Computer simulation results indicate an improvement in performance obtained when a moderately performing DSP is used as the processing engine.

引用

页码：148 / +

页数：2

共 50 条

[41] Industry challenges for system-on-a-chip
Samani, D
[J]. PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 10 - 12
[42] Synthesis of system-on-a-chip for testability
Ravi, S
Jha, NK
[J]. VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 149 - 156
[43] Building a custom system-on-a-chip
Hwang, E
[J]. ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 176 - 182
[44] System-on-a-chip cosimulation and compilation
Liem, C
Nacabal, F
Valderrama, C
Paulin, P
Jerraya, A
[J]. IEEE DESIGN & TEST OF COMPUTERS, 1997, 14 (02): : 16 - 25
[45] System-on-a-chip changes everything
Haavind, R
[J]. SOLID STATE TECHNOLOGY, 1998, 41 (06) : 14 - 14
[46] A system-on-a-chip for audio encoding
Bower, J
[J]. 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 149 - 155
[47] An Innovative Power-Gating Technique for Leakage and Ground Bounce Control in System-on-a-Chip (SOC)
Chowdhury, Masud H.
Khaled, Pervez
Gjanci, Juliana
[J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2011, 30 (01) : 89 - 105
[48] RETRACTED: A pipelined multiprocessor system-on-a-chip (SoC) design methodology for streaming signal processing (Retracted Article)
Chen, Ching-Han
Yao, Tun-Kai
Dai, Jia-Hong
Chen, Chen-Yuan
[J]. JOURNAL OF VIBRATION AND CONTROL, 2014, 20 (02) : 163 - 178
[49] Integration architecture for System-on-a-Chip design
Wingard, D
Kurosawa, A
[J]. IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 85 - 88
[50] Design and Evaluation of A System-on-a-Chip Course
Halak, Basel
Wilson, Peter
[J]. 2016 11TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2016,

← 1 2 3 4 5 →