共 50 条
- [21] Tomorrows Packaging - Chip Scale Packaging vs Flip Chip Microelectronics International, 1997, 14 (03): : 31 - 32
- [23] Die Crack Study for 40 nm Lead Free Flip Chip Packaging IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 631 - 634
- [24] A Study on Die Stresses in Flip Chip Package Subjected to Various Hygrothermal Exposures PROCEEDINGS OF THE 17TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2018), 2018, : 1339 - 1350
- [25] The Effect of Underfill Fillet Geometry to Die Edge Stress for Flip Chip Packaging MANUFACTURING PROCESSES AND SYSTEMS, PTS 1-2, 2011, 148-149 : 1108 - +
- [27] Effect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip Chip Packaging 2016 THE 3RD INTERNATIONAL CONFERENCE ON MECHATRONICS AND MECHANICAL ENGINEERING (ICMME 2016), 2017, 95
- [28] Modeling and simulations of the underfill filler settling effect on the interfacial stresses of flip chip packaging IEEE CPMT: INTERNATIONAL SYMPOSIUM AND EXHIBITION ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, 2006, : 51 - +
- [29] Moisture-induced failures of adhesive flip chip interconnects IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2005, 28 (03): : 506 - 516
- [30] Smart Packaging - Microscopic temperature and moisture sensors embedded in a flip-chip package 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1639 - 1644