Logic synthesis method for dual-rail RSFQ digital circuits using root-shared binary decision diagrams

被引:7
|
作者
Obata, Koji [1 ]
Takagi, Kazuyoshi [1 ]
Takagi, Naofumi [1 ]
机构
[1] Nagoya Univ, Dept Informat Engn, Nagoya, Aichi 4648603, Japan
关键词
logic synthesis; dual-rail; RSFQ; binary decision diagrams (BDDs);
D O I
10.1093/ietfec/e90-a.1.257
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a new method of logic synthesis for dual-rail RSFQ (rapid single-flux-quantum) digital circuits. RSFQ circuit technology is one of the strongest candidates for the next generation technology of digital circuits. For representing logic functions, we use a root-shared binary decision diagram (RSBDD) which is a directed acyclic graph constructed from binary decision diagrams. In the method, first we construct an RSBDD from given logic functions, and then reduce the number of nodes in the constructed RSBDD by variable re-ordering. Finally, we synthesize a dual-rail RSFQ circuit from the reduced RSBDD. We have implemented the method and have synthesized benchmark circuits. We have synthesized dual-rail circuits that consist of about 27% fewer logic elements than those synthesized by a Transduction-based method on average.
引用
收藏
页码:257 / 266
页数:10
相关论文
共 13 条
  • [1] On testing of Josephson logic circuits consisting of RSFQ dual-rail gates
    Yamada, T
    Hanashima, T
    Suemori, Y
    Maezawa, M
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 222 - 227
  • [2] A dual-rail/single-rail hybrid system using null convention logic circuits
    Yang, Wenzha
    Ma, Yong
    Yan, Jiajie
    Chen, Yang
    Xiao, Shanlin
    Yu, Zhiyi
    MICROELECTRONICS JOURNAL, 2022, 125
  • [4] Synthesis of optical circuits using binary decision diagrams
    Deb, Arighna
    Wille, Robert
    Keszoecze, Oliver
    Shirinzadeh, Saeideh
    Drechsler, Rolf
    INTEGRATION-THE VLSI JOURNAL, 2017, 59 : 42 - 51
  • [5] Pulse-driven dual-rail logic gate family based on rapid single-flux-quantum (RSFQ) devices for asynchronous circuits
    Maezawa, M
    Kurosawa, I
    Kameda, Y
    Nanya, T
    SECOND INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1996, : 134 - 142
  • [6] FUNCTIONAL TEST-GENERATION FOR DIGITAL CIRCUITS DESCRIBED USING BINARY DECISION DIAGRAMS
    ABADIR, MS
    REGHBATI, HK
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (04) : 375 - 379
  • [7] FUNCTIONAL TEST GENERATION FOR DIGITAL CIRCUITS DESCRIBED USING BINARY DECISION DIAGRAMS.
    Abadir, Magdy S.
    Reghbati, Hassan K.
    IEEE Transactions on Computers, 1986, C-35 (04) : 375 - 379
  • [8] Power-Aware FPGA Logic Synthesis Using Binary Decision Diagrams
    Tinmaung, Kevin Oo
    Howland, David
    Tessier, Russell
    FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2007, : 148 - 155
  • [9] Design of combinational logic digital circuits using a mixed logic synthesis method
    Balasubramanian, P
    Narayana, MRL
    Chinnadurai, R
    IEEE: 2005 INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES, PROCEEDINGS, 2005, : 289 - 294
  • [10] Reversible Logic Synthesis Using Binary Decision Diagrams With Exploiting Efficient Reordering Operators
    Abdalhaq, Baker K.
    Awad, Ahmed
    Hawash, Amjad
    IEEE ACCESS, 2020, 8 (08): : 156001 - 156016