FUNCTIONAL TEST-GENERATION FOR DIGITAL CIRCUITS DESCRIBED USING BINARY DECISION DIAGRAMS

被引:0
|
作者
ABADIR, MS [1 ]
REGHBATI, HK [1 ]
机构
[1] SIMON FRASER UNIV,DEPT COMP SCI,BURNABY V5A 1S6,BC,CANADA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:375 / 379
页数:5
相关论文
共 50 条
  • [1] FUNCTIONAL TEST-GENERATION USING BINARY DECISION DIAGRAMS
    ABADIR, MS
    REGHBATI, HK
    [J]. COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1987, 13 (5-6) : 413 - 430
  • [2] TEST-GENERATION FOR PATH DELAY FAULTS USING BINARY DECISION DIAGRAMS
    BHATTACHARYA, D
    AGRAWAL, P
    AGRAWAL, VD
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (03) : 434 - 447
  • [3] TEST-GENERATION FOR DIGITAL CIRCUITS DESCRIBED BY MEANS OF REGISTER TRANSFER LANGUAGES
    VILLAR, E
    BRACHO, S
    [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1987, 134 (02): : 69 - 77
  • [4] Generation of test patterns for defect and noise in VLSI circuits using binary decision diagrams
    Pan Zhongliang
    Chen Yihui
    Chen Ling
    [J]. FIFTH INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, 2009, 7133
  • [5] AUTOMATIC TEST-GENERATION FOR DIGITAL ELECTRONIC-CIRCUITS
    CHAKRABORTY, TJ
    DAVIDSON, S
    MAAMARI, F
    CHENG, KT
    [J]. AT&T TECHNICAL JOURNAL, 1994, 73 (02): : 19 - 29
  • [6] Automatic test pattern generation for functional RTL circuits using assignment decision diagrams
    Ghosh, I
    Fujita, M
    [J]. 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 43 - 48
  • [7] TEST-GENERATION FOR CIRCUITS DESCRIBED IN PROCEDURAL HARDWARE DESCRIPTION LANGUAGES (HDLS)
    SAPIECHA, K
    CZICHON, T
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1986, 18 (1-5): : 371 - 379
  • [8] AN AUTOMATIC TEST-GENERATION SYSTEM FOR LARGE DIGITAL CIRCUITS
    FUNATSU, S
    KAWAI, M
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (05): : 54 - 60
  • [9] Timing simulation of digital circuits with binary decision diagrams
    Ubar, R
    Jutman, A
    Peng, Z
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 460 - 466
  • [10] FUNTEST - FUNCTIONAL TEST-GENERATION FOR VLSI-CIRCUITS AND SYSTEMS
    GEISSELHARDT, W
    MOHRS, W
    MOELLER, U
    [J]. MICROELECTRONICS AND RELIABILITY, 1989, 29 (03): : 357 - 364