Optimizing Power of Many-Core Systems by Exploiting Dynamic Voltage, Frequency and Core Scaling

被引：0

作者：

Liu, Bin ^{[1
]}

Foroozannejad, Mohammad H. ^{[1
]}

Ghiasi, Soheil ^{[1
]}

Baas, Bevan M. ^{[1
]}

机构：

[1] Univ Calif, Dept Elect & Comp Engn, Davis, CA USA

来源：

2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2015年

关键词：

Many-core processors; dynamic voltage; frequency and core scaling (DVFCS); genetic algorithm (GA); globally asynchronous locally synchronous (GALS);

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

To address the well-known "power wall" issue, many-core processors with dynamic voltage and frequency scaling (DVFS) are widely investigated. To further improve the energy efficiency, DVFS with core scaling (DVFCS) has been proposed. In this paper, we address the problem of minimizing the power dissipation of many-core systems under performance constraints by choosing appropriate number of active cores and per-core voltage/frequency levels. A genetic algorithm based solution is proposed to solve the problem. Experiments with real applications show that (1) dynamically scaling the number of active cores can save up to 72% power compared with per-core DVFS; (2) the amount of extra power saving brought by core scaling is highly dependent on performance constraints.

引用

页数：4

共 50 条

[41] Core frequency adjustment to optimize Time Warp on many-core processors
Putnam, Patrick
Wilsey, Philip A.
Manian, Karthik Vadambacheri
SIMULATION MODELLING PRACTICE AND THEORY, 2012, 28 : 55 - 64
[42] Smart Hill Climbing for Agile Dynamic Mapping in Many-Core Systems
Fattah, Mohammad
Daneshtalab, Masoud
Liljeberg, Pasi
Plosila, Juha
2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
[43] CoNA: Dynamic Application Mapping for Congestion Reduction in Many-Core Systems
Fattah, Mohamamd
Ramirez, Marco
Daneshtalab, Masoud
Liljeberg, Pasi
Plosila, Juha
2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 364 - 370
[44] OPERATING SYSTEMS IN SILICON AND THE DYNAMIC MANAGEMENT OF RESOURCES IN MANY-CORE CHIPS
Jesshope, Chris
PARALLEL PROCESSING LETTERS, 2008, 18 (02) : 257 - 274
[45] Dynamic Thermal Management in Many-Core Systems Leveraged by Abstract Modeling
Silva, Alzemiro
Weber, Iacana
del Mestre Martins, Andre Luis
Moraes, Fernando Gehm
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[46] DANBI: Dynamic Scheduling of Irregular Stream Programs for Many-Core Systems
Min, Changwoo
Eom, Young Ik
2013 22ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2013, : 189 - 200
[47] Power Gating Clustered Many-Core Architectures
Musoll, Enric
JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (03) : 290 - 300
[48] A Power Modelling Approach for Many-core Architectures
Lai, Zhiquan
Lam, King Tin
Wang, Cho-Li
Su, Jinshu
2014 10TH INTERNATIONAL CONFERENCE ON SEMANTICS, KNOWLEDGE AND GRIDS (SKG), 2014, : 128 - 132
[49] Scalable Hardware-Based Power Management for Many-Core Systems
Liu, Bin
Bohnenstiehl, Brent
Baas, Bevan M.
CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 1834 - 1838
[50] TFluxSCC: Exploiting Performance on Future Many-core Systems through Data-Flow
Diavastos, Andreas
Stylianou, Giannos
Trancoso, Pedro
23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 190 - 198

← 1 2 3 4 5 →