Optimizing Power of Many-Core Systems by Exploiting Dynamic Voltage, Frequency and Core Scaling

被引：0

作者：

Liu, Bin ^{[1
]}

Foroozannejad, Mohammad H. ^{[1
]}

Ghiasi, Soheil ^{[1
]}

Baas, Bevan M. ^{[1
]}

机构：

[1] Univ Calif, Dept Elect & Comp Engn, Davis, CA USA

来源：

2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2015年

关键词：

Many-core processors; dynamic voltage; frequency and core scaling (DVFCS); genetic algorithm (GA); globally asynchronous locally synchronous (GALS);

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

To address the well-known "power wall" issue, many-core processors with dynamic voltage and frequency scaling (DVFS) are widely investigated. To further improve the energy efficiency, DVFS with core scaling (DVFCS) has been proposed. In this paper, we address the problem of minimizing the power dissipation of many-core systems under performance constraints by choosing appropriate number of active cores and per-core voltage/frequency levels. A genetic algorithm based solution is proposed to solve the problem. Experiments with real applications show that (1) dynamically scaling the number of active cores can save up to 72% power compared with per-core DVFS; (2) the amount of extra power saving brought by core scaling is highly dependent on performance constraints.

引用

页数：4

共 50 条

[21] Task Migration for Dynamic Power and Performance Characteristics on Many-Core Distributed Operating Systems
Holmbacka, Simon
Lund, Wictor
Lafond, Sebastien
Lilius, Johan
PROCEEDINGS OF THE 2013 21ST EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2013, : 310 - 317
[22] Activation of Secure Zones in Many-core Systems with Dynamic Rerouting
Caimi, Luciano L.
Fochi, Vinicius
Wachter, Eduardo
Munhoz, Daniel
Moraes, Fernando G.
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 144 - 147
[23] Accelerating Dynamic Itemset Counting on Intel Many-core Systems
Zymbler, Mikhail
2017 40TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2017, : 1343 - 1348
[24] Exploiting memory allocations in clusterised many-core architectures
Garibotti, Rafael
Ost, Luciano
Butko, Anastasiia
Reis, Ricardo
Gamatie, Abdoulaye
Sassatelli, Gilles
IET COMPUTERS AND DIGITAL TECHNIQUES, 2019, 13 (04): : 302 - 311
[25] Fast power and energy management for future many-core systems
Liu Y.
Cox G.
Deng Q.
Draper S.C.
Bianchini R.
ACM Transactions on Modeling and Performance Evaluation of Computing Systems, 2017, 2 (03)
[26] Profit: Priority and Power/Performance Optimization for Many-Core Systems
Chen, Zhuo
Stamoulis, Dimitrios
Marculescu, Diana
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 2064 - 2075
[27] Characterizing Power Delivery Systems with On/Off-Chip Voltage Regulators for Many-Core Processors
Wang, Xuan
Xu, Jiang
Wang, Zhe
Chen, Kevin J.
Wu, Xiaowen
Wang, Zhehui
2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
[28] Skeletons for multi/many-core systems
Aldinucci, Marco
Danelutto, Marco
Kilpatrick, Peter
PARALLEL COMPUTING: FROM MULTICORES AND GPU'S TO PETASCALE, 2010, 19 : 265 - 272
[29] A Latency Simulator for Many-core Systems
Kumar, Sunil
Cucinotta, Tommaso
Lipari, Giuseppe
44TH ANNUAL SIMULATION SYMPOSIUM 2011 (ANSS 2011) - 2011 SPRING SIMULATION MULTICONFERENCE - BK 2 OF 8, 2011, : 151 - 158
[30] Parallel Many-Core Avionics Systems
Panic, Milos
Quinones, Eduardo
Zaykov, Pavel G.
Hernandez, Carles
Abella, Jaume
Cazorla, Francisco J.
2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), 2014,

← 1 2 3 4 5 →