Self-Balancing DC-link Capacitor Voltages in Seven-Level Inverter using Selective Harmonics Elimination PWM

被引：0

作者：

Imarazene, Khoukha ^{[1
]}

Berkouk, El Madjid ^{[2
]}

Chekireb, Hachemi ^{[2
]}

机构：

[1] USTHB, Elect & Ind Syst Lab, Algiers, Algeria

[2] ENP, Control Proc Lab, Algiers, Algeria

来源：

PROCEEDINGS OF THE 2016 IEEE 11TH CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA) | 2016年

关键词：

Multilevel inverter; SHEPWM; Redundant states; Self-balancing;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In order to avoid the use of an additional circuit to balance the six capacitor voltages of the seven level NPC inverter, redundant states are exploited. The study is so complex because of the huge number of vectors. 720 cases are studied using the selective harmonics elimination PWM instead of space vector PWM. The proposed algorithm is validated in the case of inductive AC load.

引用

页码：922 / 927

页数：6

共 50 条

[21] NPC Seven-Level Single-Phase Inverter with DC-Link Voltage Balancing, Input Voltage Boosting, and AC Power Decoupling
Stala, Robert
Hachlowski, Jakub
Penczek, Adam
ENERGIES, 2022, 15 (10)
[22] Elimination of harmonics in photovoltaic seven-level inverter with Newton-Raphson optimization
Krismadinata
Abd Rahim, Nasrudin
Phang, Hew Wooi
Selvaraj, Jeyraj
3RD INTERNATIONAL CONFERENCE ON SUSTAINABLE FUTURE FOR HUMAN SECURITY, SUSTAIN 2012, 2013, 17 : 519 - 528
[23] CHB inverter with DC-link capacitor balancing and total harmonic minimization
Armi, Faouzi
Manai, Lazhar
Besbes, Mongi
ARCHIVES OF ELECTRICAL ENGINEERING, 2018, 67 (01) : 81 - 93
[24] Elimination of Harmonics in Seven-Level Cascaded Multilevel Inverter Using Particle Swarm Optimization Technique
Sultana, W. Razia
Sahoo, Sarat Kumar
Karthikeyan, S. Prabhakar
Raglend, I. Jacob
Reddy, Pasam Harsha Vardhan
Reddy, Gangireddy Taraka Rajasekhar
ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY ALGORITHMS IN ENGINEERING SYSTEMS, VOL 1, 2015, 324 : 265 - 274
[25] Self-balancing of the clamping-capacitor-voltages in the multilevel capacitor-clamping-inverter under sub-harmonic PWM modulation
Yuan, XM
Stemmler, H
Barbi, I
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2001, 16 (02) : 256 - 263
[26] Computation Reduction for Balancing the Voltages of the DC-link Capacitors in 3-level Inverter by Using Redundant Switching States
Ja'afari, Alireza
Davari, S. Alireza
Garcia, Cristian
Rodriguez, Jose
2021 12TH POWER ELECTRONICS, DRIVE SYSTEMS, AND TECHNOLOGIES CONFERENCE (PEDSTC), 2021, : 215 - 220
[27] Improved "K" type seven-level switched capacitor inverter topology with Self-voltage balancing
Sathik, M. Jagabar
Sandeep, N.
Almakhles, Dhafer
Blaabjerg, Frede
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (10) : 1800 - 1819
[28] Random PWM Selective Harmonic Elimination Method with Master-Slave Mode for Seven-Level MPUC Inverter
Li G.
Wu Z.
Cao D.
Li J.
CPSS Transactions on Power Electronics and Applications, 2023, 8 (01): : 87 - 96
[29] DC-Link Current Harmonics Reduction of a Dual Inverter with a Lower Floating Capacitor Voltage
Mizukoshi, Akihito
Haga, Hitoshi
2022 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2022,
[30] Seven-Level Packed U-Cell (PUC) Converter With Natural Balancing of Capacitor Voltages
Vasu, Rajesh
Chattopadhyay, Sumit K.
Chakraborty, Chandan
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2020, 56 (05) : 5234 - 5244

← 1 2 3 4 5 →