共 50 条
- [31] ESD design for deep submicron SOI technology 1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 194 - 195
- [32] Input noise modeling of deep submicron MOSFETs 2007 SBMO/IEEE MTT-S INTERNATIONAL MICROWAVE AND OPTOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2007, : 175 - 179
- [34] Input noise modelling of deep submicron MOSFETs Aust. J. Electr. Electron. Eng., 2008, 2 (159-166):
- [35] Low Frequency Noise in Submicron Graded-Channel SOI MOSFETs 2013 28TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO 2013), 2013,
- [36] Comparison between the cryogenic behavior of deep submicron bulk Si and SOI CMOS devices PROCEEDINGS OF THE FOURTH SYMPOSIUM ON LOW TEMPERATURE ELECTRONICS AND HIGH TEMPERATURE SUPERCONDUCTIVITY, 1997, 97 (02): : 171 - 186
- [37] High Temperature DC and RF Behavior of Partially Depleted SOI versus Deep n-Well Protected Bulk MOSFETs 2009 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUTS IN RF SYSTEMS, DIGEST OF PAPERS, 2009, : 185 - 188