Microserver architecture with high-speed interconnected network

被引：0

作者：

Kwon, Wonok ^{[1
]}

Kim, Hagyong ^{[1
]}

机构：

[1] Elect & Telecommun Res Inst, Cloud Comp Res Dept, 161 Gajeongdong, Daejeon, South Korea

来源：

2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC) | 2018年

关键词：

Microserver; arm; server; high-density; low-power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper deals with the structure and features of ETRI's low - power, highly integrated microservers. The microserver is a 19-inch rack-mountable, replacing the existing two rack systems by integrating 64 servers, Ethernet switches, network switches and management servers in a 5U chassis. Compared to traditional rackmount servers, power consumption is reduced by more than 50% and density is more than 10 times higher. In particular, modular network switches offer more than 10 times bandwidth and lower transmission latency than Ethernet.

引用

页码：37 / 39

页数：3

共 50 条

[1] Architecture of Effective High-Speed Network Stream Merger
Benacek, Pavel
Kubatova, Hana
Pus, Viktor
[J]. 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 459 - 464
[2] Decoupled wireless network architecture for high-speed railway
Yan, Li
Fang, Xuming
[J]. 2013 INTERNATIONAL WORKSHOP ON HIGH MOBILITY WIRELESS COMMUNICATIONS (HMWC), 2013,
[3] New architecture for high-speed neural network LSI
NTT Integrated Information &, Energy Systems Lab
[J]. NTT R&D, 3 (247-254):
[4] Adaptive traffic enforcement control mechanism for LANs interconnected by a high-speed network
Univ of Ottawa, Ottawa, Canada
[J]. Comput Commun, 2 (113-123):
[5] Adaptive traffic enforcement control mechanism for LANs interconnected by a high-speed network
OrozcoBarbosa, L
Hirzalla, N
[J]. COMPUTER COMMUNICATIONS, 1996, 19 (02) : 113 - 123
[6] TOWARD ALTERNATIVE HIGH-SPEED NETWORK CONCEPTS - THE SWIFT ARCHITECTURE
CHLAMTAC, I
GANZ, A
[J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1990, 38 (04) : 431 - 439
[7] Neural network architecture for high-speed database query processing
Iowa State Univ, Ames, United States
[J]. Microcomput Appl, 1 (7-13):
[8] Network Architecture of a High-Speed Visible Light Communication Local Area Network
Wang, Yiguang
Chi, Nan
Wang, Yuanquan
Tao, Li
Shi, Jianyang
[J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2015, 27 (02) : 197 - 200
[9] Modeling cache inconsistencies in an ATM high-speed network interface architecture
McEachen, JC
Batson, MS
[J]. 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 813 - 816
[10] HIGH-SPEED DIVISION UNIT USING ASYMMETRIC NEURAL NETWORK ARCHITECTURE
HUANG, H
SIY, P
[J]. ELECTRONICS LETTERS, 1989, 25 (05) : 344 - 345

← 1 2 3 4 5 →