A high performance 1.5V, 0.10μm gate length CMOS technology with scaled copper metallization

被引：13

作者：

Gilbert, P ^{[1
]}

Yang, I ^{[1
]}

Pettinato, C ^{[1
]}

Angyal, M ^{[1
]}

Boeck, B ^{[1
]}

Fu, C ^{[1
]}

VanGompel, T ^{[1
]}

Tiwari, R ^{[1
]}

Sparks, T ^{[1
]}

Clark, W ^{[1
]}

Dang, C ^{[1
]}

Mendonca, J ^{[1
]}

Chu, B ^{[1
]}

Lucas, K ^{[1
]}

Kling, M ^{[1
]}

Roman, B ^{[1
]}

Park, E ^{[1
]}

Huang, F ^{[1
]}

Woods, M ^{[1
]}

Rose, D ^{[1
]}

McGuffin, K ^{[1
]}

Nghiem, A ^{[1
]}

Banks, E ^{[1
]}

McNelly, T ^{[1
]}

Feng, C ^{[1
]}

Sturtevant, J ^{[1
]}

De, H ^{[1
]}

Das, A ^{[1
]}

Veeraraghavan, S ^{[1
]}

Nkansah, F ^{[1
]}

Bhat, M ^{[1
]}

机构：

[1] Motorola Inc, Networking & Comp Syst Grp, Austin, TX 78721 USA

来源：

INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST | 1998年

关键词：

D O I：

10.1109/IEDM.1998.746526

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A high performance 0.10 mu m gate length CMOS technology has been developed with six levels of scaled copper interconnects. Transistors of 0.10 mu m-0.13 mu m gate length with physical 3 nm gate oxides and 0.175 mu m local interconnect features are optimized for 1.5V operation to achieve a 15 ps unloaded ring oscillator delay. Complementary Phase Shift Masks (c:PSM) for superior gate control and Low-K dielectrics for reduced coupling capacitance enable an aggressive (>15%) linear shrink of the previous generation copper-based technology [1]. Critical technology layer pitches summarized in Table 1 enable fabrication of 4.5 mu m(2) 6T-SRAM cells.

引用

页码：1013 / 1016

页数：4

共 50 条

[21] A 92dB 560MHz 1.5V 0.35μm CMOS operational transconductance amplifier
Adeniran, OA
Demosthenous, A
PROCEEDINGS OF THE 2005 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOL 3, 2005, : 325 - 328
[22] Influence of well profile and gate length on the ESD performance of a fully silicided 0.25 μm CMOS technology
IMEC, Leuven, Belgium
IEEE Trans Compon Packag Manuf Technol Part C, 4 (286-294):
[23] 1.5V 5.0MHz switched capacitor circuits in 1.2μm CMOS without voltage bootstrapper
Wang, L
Embabi, SHK
Sanchez-Sinencio, E
PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 17 - 20
[24] A 0.25 mu m gate length CMOS technology for 1V low power applications - Device design and power/performance considerations
Nandakumar, M
Chatterjee, A
Stacey, G
Chen, IC
1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 68 - 69
[25] High performance SRAMs IN 1.5 V, 0.18μm partially depleted SOI technology
Joshi, RV
Pellela, A
Wagner, O
Chan, YH
Dachtera, W
Wilson, S
Kowalczyk, SP
2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 74 - 77
[26] A 7 GHz 1.5-V Dual-Modulus Prescaler in 0.18 μm Copper-CMOS Technology
Shenggao Li
Mohammed Ismail
Analog Integrated Circuits and Signal Processing, 2002, 32 : 89 - 95
[27] A 1.5V 1mA 80dB passive ΣΔ ADC in 0.13μm digital CMOS process
Chen, F
Ramaswamy, S
Bakkaloglu, B
2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 54 - +
[28] Influence of well profile and gate length on the ESD performance of a fully silicided 0.25 mu m CMOS technology
Bock, K
Russ, C
Badenes, G
Groeseneken, G
Deferm, L
ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS 1997, 1997, : 308 - 315
[29] A 7 GHz 1.5-V dual-modulus prescaler in 0.18 μm copper-CMOS technology
Li, SG
Ismail, M
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 32 (01) : 89 - 95
[30] High-performance 80-nm gate length SOI-CMOS technology with copper and very-low-k interconnects
Sukegawa, K
Yamaji, M
Yoshie, K
Furumochi, K
Maruyama, T
Morioka, H
Naori, N
Kubo, T
Kanata, F
Kai, M
Satoh, S
Izawa, T
Kubota, K
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 186 - 189

← 1 2 3 4 5 →