Wafer-level vacuum package with vertical feed throughs

被引:11
|
作者
Chae, J [1 ]
Giachino, JM [1 ]
Najafi, K [1 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
关键词
packaging; Pirani gauge; vertical feedthroughs; vacuum package;
D O I
10.1109/MEMSYS.2005.1453988
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a MEMS vacuum package with vertical feedthroughs formed in a glass substrate all at the wafer level. This approach satisfies requirements for MEMS vacuum packages, including small size, vacuum/hermetic capability, sealed and low parasitic feedthroughs, wafer level processing, compatibility with most MEMS processes, and low cost. It also enables flipchip solder attachment to a PC board. The package has an integrated micro-Pirani gauge on a glass substrate for in-situ monitoring, silicon cap, and vertical feedthroughs through the glass. The integrated Pirani gauge has 0.6mTorr resolution at 0.1Torr and 0.2Torr resolution at 100Torr. Using the Pirani gauge, we have achieved similar to 1 1Torr base pressure inside the vacuum package without a getter. Another package sealed at similar to 80Torr has maintained its pressure for more than 2 months.
引用
收藏
页码:548 / 551
页数:4
相关论文
共 50 条
  • [31] Low-Cost Wafer-Level Vacuum Packaging for MEMS
    Roland Gooch
    Thomas Schimert
    [J]. MRS Bulletin, 2003, 28 : 55 - 59
  • [32] Wafer-level vacuum packaging technology based on selective electroplating
    Topart, P
    Leclair, S
    Alain, C
    Jerominek, H
    [J]. MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY IX, 2004, 5342 : 26 - 34
  • [33] Wafer-Level Vacuum Sealing for Packaging of Silicon Photonic MEMS
    Joa, Gaehun
    Edinger, Pierre
    Bleiker, Simon J.
    Wang, Xiaojing
    Takabayashi, Alain Yuji
    Sattari, Hamed
    Quack, Niels
    Jezzini, Moises
    Verheyen, Peter
    Stemme, Goran
    Bogaerts, Wim
    Gylfason, Kristinn B.
    Niklaus, Frank
    [J]. SILICON PHOTONICS XVI, 2021, 11691
  • [34] Comparison of compact on-chip inductors embedded in wafer-level package
    Itoi, K
    Sato, M
    Okada, K
    Masu, K
    Ito, T
    [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1578 - 1583
  • [35] Wafer-level MEMs package by gold-tin bonding method
    Chen, S
    Liu, S
    Chen, MX
    Xiong, T
    Zhang, DM
    Zhang, H
    Yi, XJ
    [J]. MICRO-ELECTRO-MECHANICAL SYSTEMS (MEMS) - 2003, 2003, : 169 - 172
  • [36] A Flexible Interconnect Technology Demonstrated on a Wafer-Level Chip Scale Package
    Yang, S. C.
    Wu, C. J.
    Hsiao, Y. L.
    Tung, C. H.
    Yu, Doug C. H.
    [J]. 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 859 - 864
  • [37] Fatigue Prediction for Molded Wafer-Level Package During Temperature Cycling
    Chuang, Wan-Chun
    Chen, Wei-Long
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2020, 142 (01)
  • [38] Warpage Characteristics of Wafer-Level Package of MEMS with Glass Frit Bonding
    Xu, Gaowei
    Wang, Shuangfu
    Zhu, Chunsheng
    Ye, Jiaotuo
    Gai, Wei
    Luo, Le
    [J]. 2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 883 - 887
  • [39] System in Wafer-Level Package Technology with RDL-first Process
    Motohashi, Norikazu
    Kimura, Takehiro
    Mineo, Kazuyuki
    Yamada, Yusuke
    Nishiyama, Tomohiro
    Shibuya, Koujiro
    Kobayashi, Hiroaki
    Kurita, Yoichiro
    Kawano, Masaya
    [J]. 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 59 - 64
  • [40] Wafer-level packaging
    Van Driel, Willem Dirk
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 358 - 358