共 50 条
- [32] Wafer-level vacuum packaging technology based on selective electroplating [J]. MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY IX, 2004, 5342 : 26 - 34
- [33] Wafer-Level Vacuum Sealing for Packaging of Silicon Photonic MEMS [J]. SILICON PHOTONICS XVI, 2021, 11691
- [34] Comparison of compact on-chip inductors embedded in wafer-level package [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1578 - 1583
- [35] Wafer-level MEMs package by gold-tin bonding method [J]. MICRO-ELECTRO-MECHANICAL SYSTEMS (MEMS) - 2003, 2003, : 169 - 172
- [36] A Flexible Interconnect Technology Demonstrated on a Wafer-Level Chip Scale Package [J]. 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 859 - 864
- [38] Warpage Characteristics of Wafer-Level Package of MEMS with Glass Frit Bonding [J]. 2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 883 - 887
- [39] System in Wafer-Level Package Technology with RDL-first Process [J]. 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 59 - 64