Electrical properties of low-temperature-compatible p-channel polycrystalline-silicon TFTs using high-κ gate dielectrics

被引:12
|
作者
Yang, Ming-Jui [1 ,2 ,3 ]
Chien, Chao-Hsin [1 ,2 ,3 ]
Lu, Yi-Hsien [4 ]
Shen, Chih-Yen [3 ]
Huang, Tiao-Yuan [1 ,2 ]
机构
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
[3] Natl Nano Device Lab, Hsinchu 300, Taiwan
[4] Natl Chiao Tung Univ, Inst Electrophys, Hsinchu 300, Taiwan
关键词
hafnium silicate (HfSiOx); high dielectric constant (high-kappa); negative bias temperature instability (NBTI); polycrystalline-silicon thin-film transistors (poly-Si TFTs);
D O I
10.1109/TED.2008.916759
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we describe a systematic study of the electrical properties of low-temperature-compatible p-channel polycrystalline-silicon thin-film transistors (poly-Si TFTs) using HfO2 and HfSiOx high-kappa gate dielectrics. Because of their larger gate capacitance density, the TFTs containing the high-kappa gate dielectrics exhibited superior device performance in terms of higher I-on/I-off current ratios, lower subthreshold swings (SSs), and lower threshold voltages (V-th), relative to conventional deposited-SiO2, albeit with slightly higher OFF-state currents. The TFTs incorporating HfSiOx as the gate dielectric had ca. 1.73 times the mobility (mu(FE)) relative to that of the deposited-SiO2 TFTs; in contrast, the HfO2 TFTs exhibited inferior mobility. We investigated the mechanism for the mobility degradation in these HfO2 TFTs. The immunity of the HfSiOx TFTs was better than that of the HfO2 TFTs-in terms of their V-th shift, SS degradation, mu(FE) degradation, and drive current deterioration-against negative bias temperature instability stressing. Thus, we believe that HfSiOx, rather than HfO2, is a potential candidate for use as a gate-dielectric material in future high-performance poly-Si TFTs.
引用
收藏
页码:1027 / 1034
页数:8
相关论文
共 50 条
  • [1] High-performance and low-temperature-compatible p-channel polycrystalline-silicon TFTs using hafnium-silicate gate dielectric
    Yang, Ming-Jui
    Chien, Chao-Hsin
    Lu, Yi-Hsien
    Luo, Guang-Li
    Chiu, Su-Ching
    Lou, Chun-Che
    Huang, Tiao-Yuan
    [J]. IEEE ELECTRON DEVICE LETTERS, 2007, 28 (10) : 902 - 904
  • [2] Accelerated neorative-boias temperature degradation in low-temperature polycrystalline-silicon p-channel TFTs under dynamic stress
    Toyota, Yoshiaki
    Matsumura, Mieko
    Hatano, Mutsuko
    Shiba, Takeo
    Ohkura, Makoto
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) : 2452 - 2459
  • [3] Investigation of inductively coupled plasma gate oxide on low temperature polycrystalline-silicon TFTs
    Tseng, CH
    Chang, TK
    Chu, FT
    Shieh, JM
    Dai, BT
    Cheng, HC
    Chin, A
    [J]. IEEE ELECTRON DEVICE LETTERS, 2002, 23 (06) : 333 - 335
  • [4] Gate length dependence of hot carrier reliability in low-temperature polycrystalline-silicon P-channel thin film transistors
    Uraoka, Y
    Morita, Y
    Yano, H
    Hatayama, T
    Fuyuki, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2002, 41 (10): : 5894 - 5899
  • [5] Degradation Characteristics of n- and p-Channel Polycrystalline-Silicon TFTs Under CMOS Inverter Operation
    Toyota, Yoshiaki
    Matsumura, Mieko
    Hatano, Mutsuko
    Shiba, Takeo
    Ohkura, Makoto
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (02) : 429 - 436
  • [6] Degradation mechanism in low-temperature p-channel polycrystalline silicon TFTs under dynamic stress
    Toyota, Y.
    Matsumura, M.
    Hatano, M.
    Shiba, T.
    Ohkura, M.
    [J]. 2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 729 - 730
  • [7] Abnormal threshold voltage shifts in p-channel low temperature polycrystalline silicon TFTs under deep UV irradiation
    Cheng, Hong
    Lin, Xinnan
    [J]. AIP ADVANCES, 2021, 11 (08)
  • [8] A new study on the degradation mechanism in low-temperature p-channel polycrystalline silicon TFTs under dynamic stress
    Toyota, Yoshiaki
    Matsumura, Mieko
    Hatano, Mutsuko
    Shiba, Takeo
    Ohkura, Makoto
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2280 - 2286
  • [9] High-Performance and Low-Temperature-Compatible Solid Phase Crystallized Polycrystalline Silicon Thin Film Transistors Using Thermal Oxide Buffered Aluminum Oxide as Gate Dielectric
    Zhang, Meng
    Zhou, Wei
    Chen, Rongsheng
    Ho, Jacob
    Wong, Man
    Kwok, Hoi-Sing
    [J]. IDW/AD '12: PROCEEDINGS OF THE INTERNATIONAL DISPLAY WORKSHOPS, PT 2, 2012, 19 : 917 - 920
  • [10] The reduction of the dependence of leakage current on gate bias in metal-induced laterally crystallized p-channel polycrystalline-silicon thin-film transistors by electrical stressing
    Han, Shin-Hee
    Kang, Il-Suk
    Song, Nam-Kyu
    Kim, Min Sun
    Lee, Jang-Sik
    Joo, Seung-Ki
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) : 2546 - 2550