Floating-point fused multiply-add architectures

被引：0
|
作者：
Quinnell, Eric [1 ]
Swartzlander, Earl E., Jr.
Lemonds, Carl
机构：
[1] Univ Texas Austin, AMD, Austin, TX 78712 USA
来源：
CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5 | 2007年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Two new floating-point fused multiply-add architectures for the single instruction execution of (A x B) + C are presented. The three-path architecture uses parallel hardware paths similar to those in dual-path floating-point adders. The new bridge architecture re-uses common floating-point components to add a fused multiply-add instruction. Each new architecture as well as 2 collection of floating-point arithmetic units and a classic fused multiplier-adder have been designed using the Advanced Micro Devices 65 nanometer silicon on insulator CMOS technology to fairly compare the new architectures.
引用
收藏
页码：331 / +
页数：2
相关论文
共 50 条
  • [31] Automatic generation of implementations for DSP transforms on fused multiply-add architectures
    Voronenko, Y
    Püschel, M
    2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 101 - 104
  • [32] Efficient dual-precision floating-point fused-multiply-add architecture
    Arunachalam, V.
    Raj, Alex Noel Joseph
    Hampannavar, Naveen
    Bidul, C. B.
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 57 : 23 - 31
  • [33] Advanced Clockgating Schemes for Fused-Multiply-Add-Type Floating-Point Units
    Preiss, Jochen
    Boersma, Maarten
    Mueller, Silvia Melitta
    ARITH: 2009 19TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARITHMETIC, 2009, : 48 - 56
  • [34] Fused Floating-Point Add and Subtract Unit
    Sharma, Jyoti
    Tarun, Pabbisetty
    Satishkumar, Sambangi
    Sivanantham, S.
    PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
  • [35] Binary matrices, decomposition and multiply-add architectures
    Sarukhanyan, H
    Agaian, S
    Astola, J
    Egiazarian, K
    IMAGE PROCESSING: ALGORITHMS AND SYSTEMS II, 2003, 5014 : 111 - 122
  • [36] Reconfigurable half-precision floating-point real/complex fused multiply and add unit
    Jean Jenifer Nesam J.
    Sivanantham S.
    International Journal of Materials and Product Technology, 2020, 60 (01) : 58 - 72
  • [37] Reconfigurable half-precision floating-point real/complex fused multiply and add unit
    Nesam, J. Jean Jenifer
    Sivanantham, S.
    INTERNATIONAL JOURNAL OF MATERIALS & PRODUCT TECHNOLOGY, 2020, 60 (01): : 58 - 72
  • [38] Modeling and synthesis of a modified floating point Fused Multiply-Add (FMA) Arithmetic Unit using VHDL and FPGAs
    Alghazo, J
    Nazeih, B
    CDES '05: Proceedings of the 2005 International Conference on Computer Design, 2005, : 136 - 142
  • [39] Exhaustive Testing of Fused Multiply-Add RTL
    Burgess, Neil
    Lutz, David R.
    2013 ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2013, : 405 - 406
  • [40] A Floating-Point Fused Add-Subtract Unit
    Saleh, Hani
    Swartzlander, Earl E., Jr.
    2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 519 - +
12345