共 50 条
- [1] Hardware-Efficient Parallel FIR Digital Filter Structures For Symmetric Convolutions [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2301 - 2304
- [2] Hardware-Efficient Parallel Structures for Linear-Phase FIR Digital Filter [J]. 2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 995 - 998
- [3] Hardware-efficient pipelined programmable FIR filter design [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (06): : 227 - 232
- [4] A Hardware-Efficient Parallel Architecture for HEVC Deblocking Filter [J]. 2019 16TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2019, : 669 - 673
- [5] Hardware Efficient Fast FIR Filter Based on Karatsuba Algorithm [J]. 2016 5TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2016,
- [6] Hardware-efficient implementation of digital FIR filter using fast first-order moment algorithm [J]. MIPPR 2017: PARALLEL PROCESSING OF IMAGES AND OPTIMIZATION TECHNIQUES; AND MEDICAL IMAGING, 2018, 10610
- [8] Hardware-Efficient VLSI Implementation for 3-Parallel Linear-Phase FIR Digital Filter of Odd Length [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 998 - 1001
- [10] Hardware efficient fast parallel FIR filter structures based on Iterated Short Convolution [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 361 - 364