Hardware-Efficient Parallel FIR Filter Structure Based on Modified Cook-Toom Algorithm

被引:0
|
作者
Tian, Qiaoyu [1 ]
Wang, Yinan [1 ]
Liu, Guiqing [1 ]
Liu, Xiangyu [1 ]
Diao, Jietao [1 ]
Xu, Hui [1 ]
机构
[1] Natl Univ Def Technol, Coll Elect Sci, Dept Circuit & Syst, Changsha 410073, Hunan, Peoples R China
基金
中国国家自然科学基金;
关键词
Cook-Toom algorithm; fast convolution; symmetric coefficients; parallel filter; hardware-efficient;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Cook-Toom algorithm is widely used in short-length linear convolution, which is the building block of large points convolution algorithms. This paper proposes improved parallel finite impulse response (FIR) filter structures for linear-phase FIR filter, which is based on the Cook-Toom algorithm. In the proposed structures, Cook-Toom algorithm is used to reduce the number of sub-filters, and the symmetric properties of the linear-phase FIR filter's coefficients is used to further reduce the number of multipliers in sub-filters. Compared with the reported FFA and ISCA parallel FIR filter structures, the proposed method can substantially reduce the computational complexity. Specifically, for a 8-parallel 144-tap filter, the proposed design saves 18 multipliers (5%), 45 adders (7.9%) compared with the structure based on Winograd convolution algorithm [7].
引用
收藏
页码:342 / 345
页数:4
相关论文
共 50 条
  • [21] Design and implementation of hardware-efficient architecture for saturation-based image dehazing algorithm
    Anuja George
    E. P. Jayakumar
    [J]. Journal of Real-Time Image Processing, 2023, 20
  • [22] Design and implementation of hardware-efficient architecture for saturation-based image dehazing algorithm
    George, Anuja
    Jayakumar, E. P.
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2023, 20 (05)
  • [23] FPGA Based Efficient Fast FIR Algorithm for Higher Order Digital FIR Filter
    Selvakumar, J.
    Narendran, S.
    Bhaskar, Vidhyacharan
    [J]. 2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 43 - 47
  • [24] Cost-efficient multiplier-less FIR filter structure based on Modified Decor transformation
    Lee, IH
    Wu, CS
    Wu, AY
    [J]. 2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 1065 - 1068
  • [25] TCPM: A Reconfigurable and Efficient Toom-Cook-Based Polynomial Multiplier Over Rings Using a Novel Compressed Postprocessing Algorithm
    Wang, Jianfei
    Yang, Chen
    Zhang, Fahong
    Meng, Yishuo
    Su, Yang
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (08) : 1153 - 1166
  • [26] Low-latency hardware-efficient memory-based design for large-order FIR digital filters
    Meher, Pramod Kumar
    [J]. 2007 6TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS & SIGNAL PROCESSING, VOLS 1-4, 2007, : 1254 - 1257
  • [27] Hardware-efficient and accurately frequency offset compensation based on feedback structure and polar coordinates processing
    Xuefeng Zhang
    Cheng Ju
    Dongdong Wang
    Yuanfan Zhao
    Peng Xie
    Na Liu
    [J]. Optical and Quantum Electronics, 2023, 55
  • [28] Hardware-efficient and accurately frequency offset compensation based on feedback structure and polar coordinates processing
    Zhang, Xuefeng
    Ju, Cheng
    Wang, Dongdong
    Zhao, Yuanfan
    Xie, Peng
    Liu, Na
    [J]. OPTICAL AND QUANTUM ELECTRONICS, 2023, 55 (02)
  • [29] A hardware-efficient parallel architecture for real-time blob analysis based on run-length code
    Bingjie Li
    Cunguang Zhang
    Bo Li
    Hongxu Jiang
    Qizhi Xu
    [J]. Journal of Real-Time Image Processing, 2018, 15 : 657 - 672
  • [30] A hardware-efficient parallel architecture for real-time blob analysis based on run-length code
    Li, Bingjie
    Zhang, Cunguang
    Li, Bo
    Jiang, Hongxu
    Xu, Qizhi
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2018, 15 (03) : 657 - 672