Device Modeling and System Simulation of Nanophotonic on-Chip Networks for Reliability, Power and Performance

被引：0

作者：

Li, Zheng ^{[1
]}

Mohamed, Moustafa ^{[1
]}

Chen, Xi ^{[1
]}

Mickelson, Alan ^{[1
]}

Shang, Li ^{[1
]}

机构：

[1] Univ Colorado, Dept Elect Comp & Energy Engn, Boulder, CO 80309 USA

来源：

PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2011年

基金：

美国国家科学基金会;

关键词：

Networks-on-Chip; Silicon photonics;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The nanophotonic network promises improved communications between cores in many-core systems. This paper discusses a novel modeling and simulation methodology. This infrastrocture can compare performance, power consumption and reliability of nanophotonic network designs. Phenomenologically determined transfer-matrix device models are employed to characterize network performance under realistic multi-threaded applications, optical power transmission across the full wavelength-division multiplexing spectrom, and network reliability as affected by fabrication-induced process variation and run-time system thermal effects. Five recently proposed networks are analyzed to better elucidate advantages and limitations.

引用

页码：735 / 740

页数：6

共 50 条

[31] Simulation, measurement and modeling of orthogonal on-chip interconnects
Quere, Yves
Le Gouguec, Thierry
Martin, Pierre-Marie
Le Berre, Denis
Huret, Fabrice
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2006, : 153 - +
[32] On-chip Thermal Modeling Based on SPICE Simulation
Liu, Wei
Calimera, Andrea
Nannarelli, Alberto
Macii, Enrico
Poncino, Massimo
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2010, 5953 : 66 - +
[33] Thermal modeling, characterization and management of on-chip networks
Shang, L
Peh, LS
Kumar, A
Jha, NK
MICRO-37 2004: 37TH ANNUAL INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 2004, : 67 - 78
[34] Reliability analysis of pHEMT power amplifier with an on-chip linearizer
Yuan, J. -S.
Wang, Y.
Steighner, J.
Yen, H. -D.
Jang, S. -L.
Huang, G. -W.
Yeh, W. -K.
MICROELECTRONICS RELIABILITY, 2013, 53 (06) : 878 - 884
[35] Modeling and Analysis on Radiation of On-Chip Power Ring
Wang, Yibin
Wang, Cexing
Su, Tao
2017 IEEE SIXTH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP), 2017,
[36] Efficient power modeling for on-chip global interconnects
Aswatha, A. R.
Basavaraju, T.
Kalpana, A. B.
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 458 - +
[37] Low-power and high-performance adaptive routing in on-chip networks
Xiang, Dong
Pan, Qunyang
CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2019, 1 (02) : 92 - 110
[38] Minimising dynamic power consumption in on-chip networks
Mullins, Robert
2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 119 - 122
[39] Low-power and high-performance adaptive routing in on-chip networks
Dong Xiang
Qunyang Pan
CCF Transactions on High Performance Computing, 2019, 1 : 92 - 110
[40] Compact modeling and fast simulation of on-chip interconnect lines
Ioan, D
Ciuprina, G
Radulescu, M
Seebacher, E
IEEE TRANSACTIONS ON MAGNETICS, 2006, 42 (04) : 547 - 550

← 1 2 3 4 5 →