Device Modeling and System Simulation of Nanophotonic on-Chip Networks for Reliability, Power and Performance

被引：0

作者：

Li, Zheng ^{[1
]}

Mohamed, Moustafa ^{[1
]}

Chen, Xi ^{[1
]}

Mickelson, Alan ^{[1
]}

Shang, Li ^{[1
]}

机构：

[1] Univ Colorado, Dept Elect Comp & Energy Engn, Boulder, CO 80309 USA

来源：

PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2011年

基金：

美国国家科学基金会;

关键词：

Networks-on-Chip; Silicon photonics;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The nanophotonic network promises improved communications between cores in many-core systems. This paper discusses a novel modeling and simulation methodology. This infrastrocture can compare performance, power consumption and reliability of nanophotonic network designs. Phenomenologically determined transfer-matrix device models are employed to characterize network performance under realistic multi-threaded applications, optical power transmission across the full wavelength-division multiplexing spectrom, and network reliability as affected by fabrication-induced process variation and run-time system thermal effects. Five recently proposed networks are analyzed to better elucidate advantages and limitations.

引用

页码：735 / 740

页数：6

共 50 条

[21] Adaptive channel buffers in on-chip interconnection networks - A power and performance analysis
Kodi, Avinash Karanth
Sarathy, Ashwini
Louri, Ahmed
IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (09) : 1169 - 1181
[22] High-throughput silicon nanophotonic deflection switch for on-chip optical networks
Kasov, Yurii
Green, William M. J.
Xia, Fengnian
2008 CONFERENCE ON OPTICAL FIBER COMMUNICATION/NATIONAL FIBER OPTIC ENGINEERS CONFERENCE, VOLS 1-8, 2008, : 2299 - 2301
[23] Broadband nanophotonic wireless links and networks using on-chip integrated plasmonic antennas
Yuanqing Yang
Qiang Li
Min Qiu
Scientific Reports, 6
[24] Broadband nanophotonic wireless links and networks using on-chip integrated plasmonic antennas
Yang, Yuanqing
Li, Qiang
Qiu, Min
SCIENTIFIC REPORTS, 2016, 6
[25] Power loss analysis in thermally-tuned nanophotonic switch for on-chip interconnect
Dehghani, Fatemeh
Mohammadi, Siamak
Barekatain, Behrang
Abdollahi, Meisam
NANO COMMUNICATION NETWORKS, 2020, 26
[26] Hierarchical modeling and computationally-efficient transient simulation of on-chip power grid
Chung, In Jae
Cangellaris, Andreas C.
57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1632 - +
[27] Transient analysis of on-chip power distribution networks using equivalent circuit Modeling
Zhu, P
Cai, YC
Tan, SXD
Luo, ZY
Hong, XL
ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 63 - 68
[28] Contemporary On-chip System Modeling using FDTD in Low Power Regime
Agrawal, Yash
Chandel, Rajeevan
Girish, Mekala
Parekh, Rutu
2018 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS 2018), 2018,
[29] Efficient Runtime Power Modeling with On-Chip Power Meters
Xie, Zhiyao
PROCEEDINGS OF THE 2023 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2023, 2023, : 168 - 174
[30] Modeling and simulation of highly inductive on-chip interconnects
Ligocka, A.
Bandurski, W.
10TH IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2006, : 235 - +

← 1 2 3 4 5 →