Device Modeling and System Simulation of Nanophotonic on-Chip Networks for Reliability, Power and Performance

被引：0
|
作者：
Li, Zheng [1 ]
Mohamed, Moustafa [1 ]
Chen, Xi [1 ]
Mickelson, Alan [1 ]
Shang, Li [1 ]
机构：
[1] Univ Colorado, Dept Elect Comp & Energy Engn, Boulder, CO 80309 USA
来源：
PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2011年
基金：
美国国家科学基金会;
关键词：
Networks-on-Chip; Silicon photonics;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The nanophotonic network promises improved communications between cores in many-core systems. This paper discusses a novel modeling and simulation methodology. This infrastrocture can compare performance, power consumption and reliability of nanophotonic network designs. Phenomenologically determined transfer-matrix device models are employed to characterize network performance under realistic multi-threaded applications, optical power transmission across the full wavelength-division multiplexing spectrom, and network reliability as affected by fabrication-induced process variation and run-time system thermal effects. Five recently proposed networks are analyzed to better elucidate advantages and limitations.
引用
收藏
页码：735 / 740
页数：6
相关论文
共 50 条
  • [1] Reliability Modeling and Management of Nanophotonic On-Chip Networks
    Li, Zheng
    Mohamed, Moustafa
    Chen, Xi
    Dudley, Eric
    Meng, Ke
    Shang, Li
    Mickelson, Alan R.
    Joseph, Russ
    Vachharajani, Manish
    Schwartz, Brian
    Sun, Yihe
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (01) : 98 - 111
  • [2] Performance and Power Modeling of On-Chip Bus System for a Complex SoC
    Lee, Hyun
    Lee, Je-Hoon
    Cho, Kyoung-Rok
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (10): : 1525 - 1535
  • [3] A High-Performance Low-Power Nanophotonic On-Chip Network
    Li, Zheng
    Wu, Jie
    Shang, Li
    Mickelson, Alan
    Vachharajani, Manish
    Filipovic, Dejan
    Park, Wounjhang
    Sun, Yihe
    ISLPED 09, 2009, : 291 - 294
  • [4] Tolerating Process Variations in Nanophotonic On-chip Networks
    Xu, Yi
    Yang, Jun
    Melhem, Rami
    2012 39TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2012, : 142 - 152
  • [5] Addressing System-Level Trimming Issues in On-Chip Nanophotonic Networks
    Nitta, Christopher
    Farrens, Matthew
    Akella, Venkatesh
    2011 IEEE 17TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2011, : 122 - 131
  • [6] On-chip bus modeling for power and performance estimation
    Lee, Je-Hoon
    Cho, Young-Shin
    Kim, Seok-Man
    Cho, Kyoung-Rok
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION - PROCEEDINGS, 2007, 4599 : 200 - +
  • [7] Optimizing Power and Performance for Reliable On-Chip Networks
    Yanamandra, Aditya
    Eachempati, Soumya
    Soundararajan, Niranjan
    Narayanan, Vijaykrishnan
    Irwin, Mary Jane
    Krishnan, Ramakrishnan
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 426 - 431
  • [8] Silica-Embedded Silicon Nanophotonic On-Chip Networks
    Kakoulli, Elena
    Soteriou, Vassos
    Koutsides, Charalambos
    Kalli, Kyriacos
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (06) : 978 - 991
  • [9] Reliability and performance tradeoffs in the design of on-chip power delivery and interconnects
    Taylor, Gregory F.
    Arabi, Tawfik
    Greub, Hans
    Muyshondt, Richard
    Manthe, Alicia
    Aminzadeh, Payman
    IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 1999, : 49 - 52
  • [10] Si nanophotonic switch brings on-chip optical networks closer
    Wood, Jonathan
    MATERIALS TODAY, 2008, 11 (05) : 10 - 10
12345