Tinsel: a manythread overlay for FPGA clusters

被引：16
|
作者：
Naylor, Matthew [1 ]
Moore, Simon W. [1 ]
Thomas, David [2 ]
机构：
[1] Univ Cambridge, Cambridge, England
[2] Imperial Coll London, London, England
来源：
2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL) | 2019年
基金：
英国工程与自然科学研究理事会;
关键词：
D O I：
10.1109/FPL.2019.00066
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Commodity FPGA boards with advanced networking facilities have great potential in the construction of high-performance compute clusters that scale. However, low-level design tools and long synthesis times are major barriers to productivity for application developers. In this paper, we explore the potential of a distributed soft-processor overlay, programmed in software at a high-level of abstraction, to deliver a useful level of performance for FPGA clusters. In particular, we demonstrate the use of hardware multhreading to achieve a fast, space-efficient, high-throughput overlay, and compare a 12-FPGA instance of it (12,288 RISC-V threads) against a conventional Xeon cluster on the problem of distributed graph processing.
引用
收藏
页码：375 / 383
页数：9
相关论文
共 50 条
  • [31] An efficient FPGA overlay for MPI-2 RMA parallel applications
    Mba, Mathieu Leonel
    Ewo, R. C. Gamom Ngounou
    Denoulet, Julien
    Yonta, Paulin Melatagia
    Granado, Bertrand
    2022 20TH IEEE INTERREGIONAL NEWCAS CONFERENCE (NEWCAS), 2022, : 412 - 416
  • [32] OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks
    Yu, Yunxuan
    Wu, Chen
    Zhao, Tiandong
    Wang, Kun
    He, Lei
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (01) : 35 - 47
  • [33] Rapid Triggering Capability Using an Adaptive Overlay during FPGA Debug
    Eslami, Fatemeh
    Wilton, Steven J. E.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2018, 23 (06)
  • [34] Energy Proportional Computing with OpenCL on a FPGA-Based Overlay Architecture
    Sani, Awais Hussain
    Nunez-Yanez, Jose Luis
    2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,
  • [35] An FPGA Overlay for CNN Inference with Fine-grained Flexible Parallelism
    Choudhury, Ziaul
    Shrivastava, Shashwat
    Ramapantulu, Lavanya
    Purini, Suresh
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2022, 19 (03)
  • [36] Semantic overlay clusters within super-peer networks
    Löser, A
    Naumann, F
    Siberski, W
    Nejdl, W
    Thaden, U
    DATABASES, INFORMATION SYSTEMS, AND PEER-TO-PEER COMPUTING, 2004, 2944 : 33 - 47
  • [37] Power Optimized Design Framework for FPGA Clusters
    Iizuka K.
    Ito K.
    Yasudo R.
    Amano H.
    IPSJ Transactions on System LSI Design Methodology, 2024, 17 : 77 - 86
  • [38] Energy Efficient Memory-based Inference of LSTM by Exploiting FPGA Overlay
    Guha, Krishnendu
    Trivedi, Amit Ranjan
    Bhunia, Swarup
    2023 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, IJCNN, 2023,
  • [39] OverGen: Improving FPGA Usability through Domain-specific Overlay Generation
    Liu, Sihao
    Weng, Jian
    Kupsh, Dylan
    Sohrabizadeh, Atefeh
    Wang, Zhengrong
    Guo, Licheng
    Liu, Jiuyang
    Zhulin, Maxim
    Mani, Rishabh
    Zhang, Lucheng
    Cong, Jason
    Nowatzki, Tony
    2022 55TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2022, : 35 - 56
  • [40] Coarse Grained FPGA Overlay for Rapid Just-In-Time Accelerator Compilation
    Jain, Abhishek Kumar
    Maskell, Douglas L.
    Fahmy, Suhaib A.
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2022, 33 (06) : 1478 - 1490
12345