Wafer level packaging of silicon pressure sensors

被引:19
|
作者
Krassow, H [1 ]
Campabadal, F [1 ]
Lora-Tamayo, E [1 ]
机构
[1] CSIC, CNM, Inst Microelect Barcelona, Bellaterra 08193, Spain
关键词
wafer level; packaging; pressure sensors; polydimethylsiloxane; photolithography;
D O I
10.1016/S0924-4247(99)00334-9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a new pre-packaging technique for silicon pressure sensors on the wafer level is presented. It is based on the use of UV photopatternable silicone which is deposited over the whole wafer by means of a novel device suitable for low-viscosity material coating and mask alignment. The process consists of the exposure of the deposited layer to UV light leading to cross-linking of the polymer according to the pattern of a chrome mask, which leaves the membrane area as well as the bonding pads free from silicone. After development and dicing, the chips are packaged and conventional wire bonding is performed. The area surrounding the UV photopatternable silicone pattern can then be filled with soft silicone gel for protection of the electrically active components against aggressive media. Results are presented for silicon piezoresistive pressure sensors on which 1.5-mm high octagonal wall structures of silicone elastomer have been patterned. Despite the thickness of the deposited layer, good resolution and aspect ratio are obtained, and the temperature dependence of the packaged pressure sensors is not influenced by the polymer layers. (C) 2000 Elsevier Science S.A. All rights reserved.
引用
收藏
页码:229 / 233
页数:5
相关论文
共 50 条
  • [41] A RESONANT MICRO-PRESSURE SENSOR WITH GLASS-ON-SILICON WAFER PACKAGING
    Zhang, Sen
    Zheng, Yu
    Lu, Yulan
    Xie, Bo
    Wang, Junbo
    Chen, Deyong
    Chen, Jian
    [J]. 2021 21ST INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS, ACTUATORS AND MICROSYSTEMS (TRANSDUCERS), 2021, : 86 - 89
  • [42] Wafer-level packaging boosts yields of chip-on-board image sensors
    Humpston, Giles
    Dagan, Yehudit
    [J]. SOLID STATE TECHNOLOGY, 2006, 49 (11) : 30 - 31
  • [43] Wafer level inspection for determination of yield of surface micromachined pressure sensors
    Hill, M
    Berney, H
    Lane, B
    Hynes, E
    [J]. MICROSYSTEMS METROLOGY AND INSPECTION, 1999, 3825 : 16 - 23
  • [44] Wafer Bumping & Wafer Level Packaging for 300mm Wafer
    Oppert, Thomas
    Zakel, Elke
    Teutsch, Thorsten
    [J]. IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 42 - 42
  • [45] Fabrication and wafer-level vacuum packaging of mems resonant pressure sensor
    [J]. Chen, D.-Y. (dychen@mail.ie.ac.cn), 1600, Chinese Academy of Sciences (22):
  • [46] Wafer-to-Wafer Bonding for Hermetic and Vacuum Packaging of Smart Sensors
    Temple, Dorota S.
    Hilton, Allan
    [J]. 2017 5TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2017, : 10 - 10
  • [47] Wafer level packaging of pressure sensor using SU8 photoresist
    Iliescu, C
    Tay, FEH
    Miao, JM
    Avram, M
    [J]. SMART STRUCTURES, DEVICES, AND SYSTEMS II, PT 1 AND 2, 2005, 5649 : 297 - 305
  • [48] Material challenges for wafer level packaging
    Ma, BD
    Zhang, E
    Hong, SH
    Tong, Q
    Savoca, A
    [J]. INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2000, : 68 - 73
  • [49] Wafer-level packaging and test
    Gilg, Larry
    [J]. Advanced Packaging, 2002, 11 (11): : 35 - 38
  • [50] Future wafer level CSP packaging
    Simon, J
    [J]. 2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 30 - 34