A New Fault-Tolerant MLI-Investigating Its Skipped Level Performance

被引:14
|
作者
Prasadarao, V. S. K. [1 ]
Peddapati, Sankar [2 ]
Naresh, S. V. K. [2 ]
机构
[1] Shri Vishnu Engn Coll Women, Dept Elect & Elect Engn, Bhimavaram 534202, India
[2] Natl Inst Technol Andhra Pradesh, Tadepalligudem 534101, India
关键词
Topology; Switches; Circuit faults; Fault tolerant systems; Fault tolerance; Inverters; Through-silicon vias; Skipped voltage level; fault-tolerant structure; multilevel inverter (MLI); pulsewidth modulation (PWM); renewable energy sources; 5-LEVEL INVERTER TOPOLOGY; MULTILEVEL INVERTER; VOLTAGE; SINGLE; CONVERTER; 9-LEVEL;
D O I
10.1109/TIE.2021.3062259
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Generating higher voltage levels with fewer power electronic components and fault tolerance is a challenging issue for multilevel inverters (MLIs). In this article, a new generalized fault tolerant MLI (FTMLI) with reduced semiconductor switches is presented. The proposed FTMLI topology contains more redundant switching states; thus, the topology can tolerate faults in both switches and/or sources. This article also introduces the new level shifted carrier pulsewidth modulation technique in effective utilization of abnormal voltage level combinations (or skipped voltage level) for running emergency loads. The proposed topology's operation is discussed along with the fault-tolerant capability for both the symmetric and asymmetric modes. Experimental results are presented to show the effectiveness of the FTMLI topology using the associated control strategy. A comparative analysis between the proposed topology and other MLI topologies is also provided to highlight the proposed topology's merits.
引用
收藏
页码:1432 / 1442
页数:11
相关论文
共 50 条
  • [1] Development of fault-tolerant MLI topology
    Jalhotra, Manik
    Kumar, Lalit
    Gautam, Shivam Prakash
    Gupta, Shubhrata
    [J]. IET POWER ELECTRONICS, 2018, 11 (08) : 1416 - 1424
  • [2] Fault-Tolerant Analysis of 5-level Modified T-type and Packed U Cell MLI
    Sawle, Yashwant
    Rathore, Vishal
    Kumar, Dhananjay
    Malik, Hasmat
    Garcia Marquez, Fausto Pedro
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2024,
  • [3] A Multiphase Fault-Tolerant MLI With Preserved Rated Output for Emergency Load Applications
    Kumar, Balram
    Peddapati, Sankar
    [J]. IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2023, 11 (05) : 4989 - 5000
  • [4] An NPC-type fault-tolerant MLI with symmetrical and asymmetrical voltage modes
    Kumar, Balram
    Peddapati, Sankar
    Prasadrao, K. V. S.
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (12) : 5797 - 5822
  • [5] On the Performance of Byzantine Fault-Tolerant MapReduce
    Costa, Pedro
    Pasin, Marcelo
    Bessani, Alysson Neves
    Correia, Miguel P.
    [J]. IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2013, 10 (05) : 301 - 313
  • [6] Fault-tolerant Lightweight High Level Architecture
    Onwuchekwa, Daniel
    Savla, Krishi
    Joshi, Devika
    Obermaisser, Roman
    Pieper, Tobias
    [J]. 2023 26TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, DSD 2023, 2023, : 325 - 334
  • [7] NEW DIRECTIONS IN FAULT-TOLERANT COMPUTERS
    FREEDMAN, DH
    [J]. INFOSYSTEMS, 1985, 32 (07): : 40 - &
  • [8] A New Multicast Fault-tolerant Approach
    Zhou, Yanling
    Zhang, Yousheng
    [J]. PROCEEDINGS OF 2009 INTERNATIONAL CONFERENCE ON INFORMATION, ELECTRONIC AND COMPUTER SCIENCE, VOLS I AND II, 2009, : 532 - 536
  • [9] A new controller architecture for high performance, robust, and fault-tolerant control
    Zhou, KM
    Ren, Z
    [J]. IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 2001, 46 (10) : 1613 - 1618
  • [10] A performance guaranteed new algorithm for fault-tolerant routing in folded cubes
    Liu, Hongmei
    [J]. FRONTIERS IN ALGORITHMICS, PROCEEDINGS, 2007, 4613 : 236 - +