A New Fault-Tolerant MLI-Investigating Its Skipped Level Performance

被引:14
|
作者
Prasadarao, V. S. K. [1 ]
Peddapati, Sankar [2 ]
Naresh, S. V. K. [2 ]
机构
[1] Shri Vishnu Engn Coll Women, Dept Elect & Elect Engn, Bhimavaram 534202, India
[2] Natl Inst Technol Andhra Pradesh, Tadepalligudem 534101, India
关键词
Topology; Switches; Circuit faults; Fault tolerant systems; Fault tolerance; Inverters; Through-silicon vias; Skipped voltage level; fault-tolerant structure; multilevel inverter (MLI); pulsewidth modulation (PWM); renewable energy sources; 5-LEVEL INVERTER TOPOLOGY; MULTILEVEL INVERTER; VOLTAGE; SINGLE; CONVERTER; 9-LEVEL;
D O I
10.1109/TIE.2021.3062259
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Generating higher voltage levels with fewer power electronic components and fault tolerance is a challenging issue for multilevel inverters (MLIs). In this article, a new generalized fault tolerant MLI (FTMLI) with reduced semiconductor switches is presented. The proposed FTMLI topology contains more redundant switching states; thus, the topology can tolerate faults in both switches and/or sources. This article also introduces the new level shifted carrier pulsewidth modulation technique in effective utilization of abnormal voltage level combinations (or skipped voltage level) for running emergency loads. The proposed topology's operation is discussed along with the fault-tolerant capability for both the symmetric and asymmetric modes. Experimental results are presented to show the effectiveness of the FTMLI topology using the associated control strategy. A comparative analysis between the proposed topology and other MLI topologies is also provided to highlight the proposed topology's merits.
引用
收藏
页码:1432 / 1442
页数:11
相关论文
共 50 条
  • [31] Investigating multiple defects on a new fault-tolerant three-input QCA majority gate
    Foroutan, Seyed Amir Hossein
    Sabbaghi-Nadooshan, Reza
    Mohammadi, Majid
    Tavakoli, Mohammad Bagher
    [J]. JOURNAL OF SUPERCOMPUTING, 2021, 77 (08): : 8305 - 8325
  • [32] A New Hybrid-Modular Multi-level Inverter with Fault-Tolerant Capability
    Rooholahi, Babak
    Peyghami, Saeed
    Bahman, Amir Sajjad
    [J]. 2023 25TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, EPE'23 ECCE EUROPE, 2023,
  • [33] HiperTM: High performance, fault-tolerant transactional memory
    Hirve, Sachin
    Palmieri, Roberto
    Ravindran, Binoy
    [J]. THEORETICAL COMPUTER SCIENCE, 2017, 688 : 86 - 102
  • [34] Performance of fault-tolerant sorting network for ATM switching
    Sharma, NK
    Tagle, PU
    [J]. PERFORMANCE EVALUATION, 1998, 34 (02) : 91 - 107
  • [35] Fault-tolerant high-performance cordic processors
    Kwak, JH
    Piuri, V
    Swartzlander, EE
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 164 - 172
  • [36] A novel fault-tolerant quantum divider and its simulation
    Suzhen Yuan
    Shengwei Gao
    Chao Wen
    Yuchan Wang
    Hong Qu
    Yan Wang
    [J]. Quantum Information Processing, 21
  • [37] On the fault-tolerant performance for a class of robust image steganography
    Zhang, Yi
    Qin, Chuan
    Zhang, Weiming
    Liu, Fenlin
    Luo, Xiangyang
    [J]. SIGNAL PROCESSING, 2018, 146 : 99 - 111
  • [38] Active fault-tolerant control with consideration of performance degradation
    Zhou Meng
    Wang Zhenhua
    Shen Yi
    [J]. PROCEEDINGS OF THE 35TH CHINESE CONTROL CONFERENCE 2016, 2016, : 6581 - 6586
  • [39] A PERFORMANCE ASSESSMENT OF A BYZANTINE RESILIENT FAULT-TOLERANT COMPUTER
    YOUNG, SD
    ELKS, CR
    GRAHAM, RL
    [J]. AIAA COMPUTERS IN AEROSPACE VII CONFERENCE, PTS 1 AND 2: A COLLECTION OF PAPERS, 1989, : 623 - 633
  • [40] Analysis for performance and reliability of fault-tolerant parallel software
    Sugino, Eiji
    Yokota, Haruo
    [J]. Systems and Computers in Japan, 2000, 31 (07) : 56 - 65