A Design of Charge Pump Phase Locked Loop for DAC

被引：0
|
作者：
Deng, Honghui [1 ]
Zhang, Wei [1 ]
Bai, Jielei [2 ]
机构：
[1] Hefei Univ Technol, Inst VLSI Design, Hefei, Peoples R China
[2] Luoyang CITIC HIC Automat Engn CO LTD, Luoyang, Peoples R China
来源：
2013 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID) | 2013年
关键词：
PFD; CP; LFP; VCO; CPPLL;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Low jitter charge pump phase locked loop (CPPLL) is designed for 12 bit digital to analog converter (DAC) in this paper. It's reference frequency is from 3M to 100M. The design uses the model of SMIC 0.13um mixed-signal process, its power supply is 1.2V, the simulating tools are cadence's Spectre and Hspice. This paper mainly includes circuit design of Phase Frequency Detector (PFD), Charge Pump (CP), Low-Pass Filter (LPF) and Voltage Control Oscillator (VCO). The simulation result is proved that the CPPLL satisfies the design request. Its locking time is greater than 5us, and smaller than 23us. When the reference clock is 100MHz, VCO frequency is 400MHz, its jitter time (root-mean-square) is 4.314ps.
引用
收藏
页数：5
相关论文
共 50 条
  • [1] Area Efficient Loop Filter Design for Charge Pump Phase Locked Loop
    Raghavendra, R. G.
    Amrutur, Bharadwaj
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 148 - 151
  • [2] Design and implementation of a CMOS charge pump phase-locked loop
    Zhang Yapeng
    Ye Tianxiang
    Qu Zhijuan
    PROCEEDINGS OF 2018 IEEE 4TH INFORMATION TECHNOLOGY AND MECHATRONICS ENGINEERING CONFERENCE (ITOEC 2018), 2018, : 635 - 640
  • [3] Design of a programmable CMOS Charge-Pump for phase-locked loop synthesizers
    de Jesus Gomez-Cruz, Jorge
    Sanchez-Hernandez, Fernando
    Guillermo Gomez-Mora, Luis
    Juarez-Hernandez, Esdras
    Martinez-Guerrero, Esteban
    2012 IBEROAMERICAN CONFERENCE ON ELECTRONICS ENGINEERING AND COMPUTER SCIENCE, 2012, 3 : 235 - 240
  • [4] Phase-locked loop design with fast-digital-calibration charge pump
    Wang, San-Fu
    Hwang, Tsuen-Shiau
    Wang, Jhen-Ji
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (02) : 342 - 354
  • [5] Design of a high performance CMOS charge pump for phase-locked loop synthesizers
    李智群
    郑爽爽
    侯凝冰
    半导体学报, 2011, (07) : 103 - 107
  • [6] Design and analysis of a low noise CMOS charge pump phase locked loop circuit
    Chen, Yanbo
    Zhang, Shubin
    MODERN PHYSICS LETTERS B, 2021, 35 (27):
  • [7] A High Performance Design of a 2 GHz Charge Pump Phase-Locked Loop
    Yang, Yong-Li
    Wang, Xing-Hua
    Gui, Xiao-Yan
    Wang, Zheng-Chen
    MECHANICS AND MATERIALS SCIENCE, 2018, : 1099 - 1107
  • [8] Design of a high performance CMOS charge pump for phase-locked loop synthesizers
    Li Zhiqun
    Zheng Shuangshuang
    Hou Ningbing
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (07)
  • [9] Design of a CMOS Charge Pump for high-performance phase-locked loop
    Xuan Xiangguang
    Ran Feng
    Xu Meihua
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 403 - +
  • [10] A novel quick response charge pump phase locked loop
    De, B.
    Sarkar, B. C.
    INDIAN JOURNAL OF ENGINEERING AND MATERIALS SCIENCES, 2008, 15 (06) : 473 - 482
12345