Formal Verification of Deep Neural Networks in Hardware

被引:0
|
作者
Saji, Sincy Ann [1 ]
Agrawal, Shreyansh [1 ]
Sood, Surinder [1 ]
机构
[1] Intel India Pvt Ltd, Dept NEX, Bangalore, Karnataka, India
关键词
Hardware Neural Network; Sequence equivalence check; Car Collision Avoidance System;
D O I
10.1109/WINTECHCON55229.2022.9832039
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Deep neural network (DNN) verification is an emerging field. The problem is more pronounced when they are modelled as hardware logic. Existing formal verification solutions for such hardware designs are fraught with issues like scalability and compute intensive resources. We solve this problem by creating a lightweight verification infrastructure and verifying the DNN logic by way of equivalence check. The light weight formal verification model is created by applying neural network simplification approaches discussed in the paper. The DNN formal model as a consequence is made simpler by removing the unwanted nodes, as a result it is capable of verifying intricate deep neural network designs effectively as compared with simulation based conventional strategies. The approach is applied on a design which is a car collision avoidance system (CARCAS) which is a logic deployed in autonomous car driving paradigm.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Approximate Conformance Verification of Deep Neural Networks
    Habeeb, P.
    Prabhakar, Pavithra
    [J]. NASA FORMAL METHODS, NFM 2024, 2024, 14627 : 223 - 238
  • [32] Rule extraction as a formal method for the verification and validation of neural networks
    Taylor, BJ
    Darrah, MA
    [J]. Proceedings of the International Joint Conference on Neural Networks (IJCNN), Vols 1-5, 2005, : 2915 - 2920
  • [33] Benchmarking Deep Spiking Neural Networks on Neuromorphic Hardware
    Ostrau, Christoph
    Homburg, Jonas
    Klarhorst, Christian
    Thies, Michael
    Rueckert, Ulrich
    [J]. ARTIFICIAL NEURAL NETWORKS AND MACHINE LEARNING, ICANN 2020, PT II, 2020, 12397 : 610 - 621
  • [34] A Design Framework for Hardware Approximation of Deep Neural Networks
    Lin, Wei-Hung
    Kao, Hsu-Yu
    Huang, Shih-Hsu
    [J]. 2019 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2019,
  • [35] Efficient Softmax Hardware Architecture for Deep Neural Networks
    Du, Gaoming
    Tian, Chao
    Li, Zhenmin
    Zhang, Duoli
    Yin, Yongsheng
    Ouyang, Yiming
    [J]. GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 75 - 80
  • [36] A Fast Compressed Hardware Architecture for Deep Neural Networks
    Ansari, Anaam
    Shelton, Allen
    Ogunfunmi, Tokunbo
    Panchbhaiyye, Vineet
    [J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 370 - 374
  • [37] A Formal Characterization of Activation Functions in Deep Neural Networks
    Amrouche, Massi
    Stipanovic, Dusan M.
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2024, 35 (02) : 2153 - 2166
  • [38] Formal hardware verification: A users' view summary
    Mavaddat, F
    [J]. ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 418 - 418
  • [39] Formal Verification of Hardware Components in Critical Systems
    Khan, Wilayat
    Kamran, Muhammad
    Naqvi, Syed Rameez
    Khan, Farrukh Aslam
    Alghamdi, Ahmed S.
    Alsolami, Eesa
    [J]. WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2020, 2020
  • [40] Industrial Practice of Formal Hardware Verification: A Sampling
    Ganesh L. Gopalakrishnan
    Warren A. Hunt
    [J]. Formal Methods in System Design, 2003, 22 : 95 - 99