Design of A/D converters using current-mode standard cells

被引：0

作者：

Ciota, Z ^{[1
]}

Jankowski, M ^{[1
]}

Napieralski, A ^{[1
]}

机构：

[1] Lodz Tech Univ, Dept Microelect & Comp Sci, PL-93590 Lodz, Poland

来源：

ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II | 2000年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In this paper very simple and effective design method and practical realization of current-mode A/D converter (ADC) has been presented. The computer simulations of the proposed structures are very satisfying. The CMOS prototype is very small and consists of four identical cells. The proposed method permits to design low-voltage, low power and high frequency converters working in wide range of analog signals.

引用

页码：24 / 27

页数：4

共 50 条

[31] Current-mode composite BiCMOS cells
Khachab, NI
ICEEC'04: 2004 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTER ENGINEERING, PROCEEDINGS, 2004, : 431 - 434
[32] Integrated CMOS Current-Sensing Circuit for Current-Mode Boost Converters
Tao, Xuehui
Xu, Jianping
2008 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY, VOLS 1-5, 2008, : 953 - 957
[33] A current copying structure for current-mode monotonic digital-to-analog converters
Merino, J. L.
Teres, L.
Carrabina, J.
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1406 - 1409
[34] Design of a four-valued current-mode VLSI CMOS standard cell library
Abd-El-Barr, M
Fortugno, V
Bolton, R
ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 149 - 152
[35] TRENDS IN CURRENT CONVEYOR AND CURRENT-MODE AMPLIFIER DESIGN
WILSON, B
INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 73 (03) : 573 - 583
[36] Symmetrical dynamics of peak current-mode and valley current-mode controlled switching dc-dc converters with ramp compensation
周国华
许建平
包伯成
金艳艳
Chinese Physics B, 2010, (06) : 126 - 133
[37] Symmetrical dynamics of peak current-mode and valley current-mode controlled switching dc-dc converters with ramp compensation
Zhou Guo-Hua
Xu Jian-Ping
Bao Bo-Cheng
Jin Yan-Yan
CHINESE PHYSICS B, 2010, 19 (06)
[38] The design of high-speed pipelined analog-to-digital converters using voltage-mode sampling and current-mode processing techniques
Liow, YY
Wu, CY
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 117 - 120
[39] Current-mode delay equalizer design using multiple output OTAs
Al-Hashimi, BM
Dudek, F
Sun, Y
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 24 (02) : 163 - 169
[40] Current-Mode Delay Equalizer Design Using Multiple Output OTAs
B. M. Al-hashimi
F. Dudek
Y. Sun
Analog Integrated Circuits and Signal Processing, 2000, 24 : 163 - 169

← 1 2 3 4 5 →