Performance analysis of asymmetric dielectric modulated dual short gate tunnel field effect transistor

被引:6
|
作者
Pon, Adhithan [1 ]
Carmel, A. Santhia [1 ]
Bhattacharyya, A. [1 ]
Ramesh, R. [1 ]
机构
[1] SASTRA Univ, Sch Elect & Elect Engn, Device Modeling Lab, Thanjavur, India
关键词
DGTFET; Asymmetric gate; Pocket doping; Heterojunction; Dielectric modulation; TFET;
D O I
10.1016/j.spmi.2017.11.043
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this work, a novel asymmetric dielectric modulated dual short gate (ADMDG) TFET is designed and their performance was analysed. The ADMDG TFET using silicon, germanium, and SiGe as channel and source materials were simulated and results are compared with conventional DGTFET. The device simulation has been performed using Sentaurus TCAD simulator. It is found that the proposed structure provides overall improved performance for silicon TFET such as higher on-current (I-on = 4.2 mu A), smaller SS = 40mV/decade and maximum I-on/I-off ratio (8.2 x 10(10)) compared to conventional DGTFET. The on-current values obtained for SiGe source, Ge source and Ge channel ADMDG TFET are 0.22 mA, 0.69 mA and 0.14 mA respectively compared to silicon ADMDG TFET but compromises other dc parameters such as SS and I-on/I-off ratio. For CMOS circuits, the p-type silicon TFET of the proposed structure were also simulated and presented. Moreover, the proposed TFET structure is also simulated for different temperatures and its performance were compared and analysed. (C) 2017 Elsevier Ltd. All rights reserved.
引用
收藏
页码:608 / 615
页数:8
相关论文
共 50 条
  • [1] Effect of interface trap charges on the performance of asymmetric dielectric modulated dual short gate tunnel FET
    Pon, Adhithan
    Tulasi, Kuralla Sivanaga Venkata Poorna
    Ramesh, R.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 102 : 1 - 8
  • [2] Dual Workfunction Hetero Gate Dielectric Tunnel Field-Effect Transistor Performance Analysis
    Yadav, Dharmendra Singh
    Sharma, Dheeraj
    Raad, Bhagwan Ram
    Bajaj, Varun
    PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2016, : 26 - 29
  • [3] A TCAD Approach to Analyze the Performance of Dual Gate Dielectric Modulated Vertical Tunnel Field Effect Transistor Based Biosensor
    Dewan, B.
    Chaudhary, S.
    Bohra, N.
    Kumari, A.
    Yadav, M.
    MAPAN-JOURNAL OF METROLOGY SOCIETY OF INDIA, 2022, 37 (02): : 337 - 344
  • [4] Correction to: A TCAD Approach to Analyze the Performance of Dual Gate Dielectric Modulated Vertical Tunnel Field Effect Transistor Based Biosensor
    B. Dewan
    S. Chaudhary
    N. Bohra
    A. Kumari
    M. Yadav
    MAPAN, 2022, 37 : 345 - 345
  • [5] Tunnel field-effect transistor with asymmetric gate dielectric and body thickness
    Kwon, Dae Woong
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2017, 56 (04)
  • [6] Design and Performance Analysis of Gate Overlap Dual Material Tunnel Field Effect Transistor
    Buttol, S.
    Balaji, B.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2024, 37 (09): : 1773 - 1779
  • [7] Design and Performance Analysis of Gate Overlap Dual Material Tunnel Field Effect Transistor
    Buttol S.
    Balaji B.
    International Journal of Engineering, Transactions B: Applications, 2024, 37 (09): : 1773 - 1779
  • [8] Design and Analysis of Hetero Dielectric Dual Material Gate Underlap Spacer Tunnel Field Effect Transistor
    Howldar S.
    Balaji B.
    Rao K.S.
    International Journal of Engineering, Transactions A: Basics, 2023, 36 (12): : 2137 - 2144
  • [9] Channel and Gate Engineered Dielectric Modulated Asymmetric Dual Short Gate TFET
    Ramesh, R.
    Pon, Adhithan
    Carmel, Santhia
    Bhattacharyya, A.
    2017 INTERNATIONAL CONFERENCE ON MICROELECTRONIC DEVICES, CIRCUITS AND SYSTEMS (ICMDCS), 2017,
  • [10] Design and analysis of dual-gate misalignment on the performance of dopingless tunnel field effect transistor
    Shekhar, Deep
    Raman, Ashish
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (06):