Optimization on Layout Style of ESD Protection Diode for Radio-Frequency Front-End and High-Speed I/O Interface Circuits

被引:25
|
作者
Yeh, Chih-Ting [1 ,2 ]
Ker, Ming-Dou [1 ,3 ]
Liang, Yung-Chih [2 ]
机构
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan
[2] Ind Technol Res Inst, Informat & Commun Res Labs, Circuit Design Dept, Hsinchu 31040, Taiwan
[3] I Shou Univ, Dept Elect Engn, Kaohsiung 840, Taiwan
关键词
Diode; electrostatic discharge (ESD); layout; radio-frequency (RF); LOW-CAPACITANCE; SCR;
D O I
10.1109/TDMR.2010.2043433
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The diode operated in forward-biased condition has been widely used as an effective on-chip electrostatic discharge (ESD) protection device at radio-frequency (RF) front-end and high-speed input/output (I/O) pads due to the small parasitic loading effect and high ESD robustness in CMOS integrated circuits (ICs). This work presents new ESD protection diodes drawn in the octagon, waffle-hollow, and octagon-hollow layout styles to improve the efficiency of ESD current distribution and to reduce the parasitic capacitance. The measured results confirmed that they can achieve smaller parasitic capacitance under the same ESD robustness level as compared to the stripe and waffle diodes, especially for the diodes drawn in the hollow layout style. Therefore, the signal degradation of RF and high-speed transmission can be reduced because of smaller parasitic capacitance from the new proposed diodes.
引用
收藏
页码:238 / 246
页数:9
相关论文
共 27 条
  • [1] Layout Optimization on ESD Diodes for Giga-Hz RF and High-Speed I/O Circuits
    Yeh, Chih-Ting
    Liang, Yung-Chih
    Ker, Ming-Dou
    2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 241 - 244
  • [2] Novel Topological Layout for ESD protection for high-speed I/O applications
    Ma, Qinling
    Liang, Hailian
    2022 INTERNATIONAL EOS/ESD SYMPOSIUM ON DESIGN AND SYSTEM (IEDS), 2022,
  • [3] Resistor-Triggered SCR Device for ESD Protection in High-Speed I/O Interface Circuits
    Lin, Chun-Yu
    Chen, Chun-Yu
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (06) : 712 - 715
  • [4] Transient Response of ESD Protection Devices for a High-Speed I/O Interface
    Zhou, Jianchi
    Xu, Yang
    Bub, Sergej
    Holland, Steffen
    Meiguni, Javad Soleiman
    Pommerenke, David
    Beetner, Daryl G.
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2022, 64 (04) : 907 - 914
  • [5] A high contact force and high-isolation radio-frequency microelectromechanical systems switch for radio-frequency front-end applications
    Dadgar, Morteza
    Najafiaghdam, Esmaeil
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (05) : 1442 - 1461
  • [6] Layout Optimization of ESD Protection Diodes for High-Frequency I/Os
    Bhatia, Karan
    Jack, Nathan
    Rosenbaum, Elyse
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (03) : 465 - 475
  • [7] Design and optimization of DTSCR for high-speed I/O ESD protection of on-chip ICs
    Liang, Hailian
    Yang, Yanni
    Sun, Jun
    Liu, Junliang
    Cao, Xiyue
    Gu, Xiaofeng
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (04)
  • [8] Charge-sensitive amplifier design for high-speed interface readout front-end ASICs
    Michailidis, Anastasios
    Gogolou, Vasiliki
    Noulis, Thomas
    Dingfelder, Jochen
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 184
  • [9] Study of intrinsic characteristics of ESD protection diodes for high-speed I/O applications
    Yeh, Chih-Ting
    Ker, Ming-Dou
    MICROELECTRONICS RELIABILITY, 2012, 52 (06) : 1020 - 1030
  • [10] On-Chip ESD Protection Device for High-Speed I/O Applications in CMOS Technology
    Chen, Jie-Ting
    Lin, Chun-Yu
    Ker, Ming-Dou
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (10) : 3979 - 3985