Partial scan methodologies -: A survey

被引:0
|
作者
Kotásek, Z [1 ]
Ruzicka, R [1 ]
机构
[1] Brno Univ Technol, Dept Comp Sci & Engn, Brno 61266, Czech Republic
关键词
digital circuits; diagnostics; testability;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In the paper the survey of partial scan methodologies is presented. Existing approaches for selecting FFs for partial scan can be classified as testability analysis based, test generation based and structural analysis based. In the paper, the results of our research activities are described as well. The methodology is based on such concepts as Test Input Register (TIR), Test Driver (TDR), Test Receiver (TRV), Test Output Register (TOR) and Test Transmitter (TTR). Copyright (C) 2000 IFAC.
引用
收藏
页码:135 / 139
页数:5
相关论文
共 50 条
  • [41] Thermal Characterization of BIST, Scan Design and Sequential Test Methodologies
    Simsir, Muzaffer O.
    Jha, Niraj K.
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 386 - 394
  • [42] Survey of scan chain diagnosis
    Huang, Yu
    Guo, Ruifeng
    Cheng, Wu-Tung
    Li, James Chien-Mo
    IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (03): : 240 - 248
  • [43] TIMING-DRIVEN PARTIAL SCAN
    JOU, JY
    CHENG, KT
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (04): : 52 - 59
  • [44] Advantages RTL partial scan synthesis
    Greene, BS
    Mourad, S
    IMTC 2002: PROCEEDINGS OF THE 19TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 & 2, 2002, : 1077 - 1082
  • [45] Test methodology for a microprocessor with partial scan
    Day, LL
    Ganfield, PA
    Rickert, DM
    Ziegler, FJ
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 708 - 716
  • [46] Deterministic BIST in partial scan environment
    Greene, B
    Kay, D
    Mourad, S
    IMTC/O3: PROCEEDINGS OF THE 20TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2003, : 303 - 308
  • [47] Resynthesis and retiming for optimum partial scan
    Chakradhar, ST
    Dey, S
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (05) : 621 - 630
  • [48] SINGLE-CLOCK PARTIAL SCAN
    CHENG, KT
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (02): : 24 - 31
  • [49] Retiming-based partial scan
    Kagaris, D
    Tragoudas, S
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (01) : 74 - 87
  • [50] Partial scan beyond cycle cutting
    Saund, GS
    Hsiao, MS
    Patel, JH
    TWENTY-SEVENTH ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, DIGEST OF PAPERS, 1997, : 320 - 328