A Composite Sub-Optimal Approach for Hardware Implementation of Turbo Decoder

被引:0
|
作者
Rohit, Vanukuru Hari [1 ]
Sharma, Akshay [1 ]
Shaji, Nigar [1 ]
机构
[1] ISRO Satellite Ctr, Digital Syst Grp, Bangalore, Karnataka, India
关键词
Turbo; Log-MAP; Max-Log-MAP; CCSDS; LLR; Correction function;
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
In Log-MAP turbo decoding, the complicated log exponential sum is often simplified with the Jacobian logarithm which consists of the max operation along with a log-exponential correction function. Although the Max-Log-MAP reduces the complexity of the Jacobian logarithm implementation by omitting the correction function, its performance is inferior to the LogMAP algorithm. Hence, a simple approximation to the correction function is needed to complement the Max-Log-MAP algorithm. In this paper, a combination of Linear Approximation and LUT based implementation is proposed for the correction function to be applied in the Log-MAP algorithm. This method is applied along with 6 bit precision fixed point for decimal values in view of hardware implementation. The performance of this algorithm is compared with Log-MAP and Max-Log-MAP and is shown to have a close approximation to the Log-MAP solution especially at low SNR.
引用
收藏
页码:4515 / 4519
页数:5
相关论文
共 50 条
  • [31] Parallel Implementation of the CCSDS Turbo Decoder on GPU
    Liu Zhanxian
    Liu Rongke
    Zhang Haijun
    Wang Ning
    Sun Lei
    Wang Jianquan
    China Communications, 2024, 21 (10) : 70 - 77
  • [32] The implementation of turbo decoder on DSP in WCDMA system
    Song, YS
    Liu, GY
    Huiyang
    2005 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING PROCEEDINGS, VOLS 1 AND 2, 2005, : 1281 - 1283
  • [33] Parallel Implementation of the CCSDS Turbo Decoder on GPU
    Liu Zhanxian
    Liu Rongke
    Zhang Haijun
    Wang Ning
    Sun Lei
    Wang Jianquan
    CHINA COMMUNICATIONS, 2024, 21 (10) : 70 - 77
  • [34] An improved implementation of MAX* operation for Turbo decoder
    Liu, Zhen
    Ye, Tianchun
    Wu, Bin
    Zhu, Xiao Ge
    IEICE ELECTRONICS EXPRESS, 2018, 15 (01):
  • [35] Deep space network turbo decoder implementation
    Berner, JB
    Andrews, KS
    2001 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOLS 1-7, 2001, : 1149 - 1157
  • [36] Implementation of Turbo decoder with reduced complexity for spacecraft
    Zhang, Qi
    Wang, Yong-Qing
    Liu, Dong-Lei
    Yuhang Xuebao/Journal of Astronautics, 2013, 34 (12): : 1621 - 1627
  • [37] Lossless parallel implementation of a Turbo Decoder on GPU
    Natarajan, Karthikeyan
    Chandrachoodan, Nitin
    2018 IEEE 25TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2018, : 133 - 142
  • [38] Efficient Hardware Implementation of the LEDAcrypt Decoder
    Koleci, Kristjane
    Santini, Paolo
    Baldi, Marco
    Chiaraluce, Franco
    Martina, Maurizio
    Masera, Guido
    IEEE ACCESS, 2021, 9 : 66223 - 66240
  • [39] Implementation of a parallel turbo decoder with dividable interleaver
    Kwak, J
    Park, SM
    Yoon, SS
    Lee, K
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 65 - 68
  • [40] FPGA implementation of a UMTS turbo coder/decoder
    Francis, C
    Farah, J
    Chendeb, M
    Kassem, F
    ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 198 - 201