Implementation of Turbo decoder with reduced complexity for spacecraft

被引：0
|
作者：
Zhang, Qi [1 ]
Wang, Yong-Qing [1 ]
Liu, Dong-Lei [1 ]
机构：
[1] School of Information and Electronics, Beijing Institute of Technology, Beijing 100081, China
来源：
Yuhang Xuebao/Journal of Astronautics | 2013年 / 34卷 / 12期
关键词：
Approximation algorithms - Signal processing - Turbo codes;
D O I：
10.3873/j.issn.1000-1328.2013.12.012
中图分类号：
学科分类号：
摘要：
Aiming at practical requirements for the received sharply-attenuated weak signal process in space TT&C communication system, an implementation technique of low-complexity Turbo decoder for spacecraft is studied. A modified Turbo decoder structure implemented on FPGA is presented by adopting the Log-MAP algorithm based on approximation by broken line. First, much computation in branch metric of iterative decoding is simplified to save storage resources. Next, a semi-parallel processing is proposed to optimize the whole hardware architecture and raise decoding rate. Through the interleaver and generator matrix recommend by CCSDS, simulation and measured results show that storage process complexity is cut by 29.6% without more slice resources and the coding gain reaches 9.9dB at the BER of 10-6. This decoder has been successfully applied to an aerospace engineering.
引用
收藏
页码：1621 / 1627
相关论文
共 50 条
  • [1] Turbo decoder implementation
    Yoon, S
    IEEE 54TH VEHICULAR TECHNOLOGY CONFERENCE, VTC FALL 2001, VOLS 1-4, PROCEEDINGS, 2001, : 1824 - 1828
  • [2] Implementation of a low complexity, low power, integer-based Turbo decoder
    Wu, PHY
    Pisuk, SM
    GLOBECOM '01: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-6, 2001, : 946 - 951
  • [3] Turbo equalization with low complexity decoder
    Pukkila, M
    Olivier, JC
    IEEE 54TH VEHICULAR TECHNOLOGY CONFERENCE, VTC FALL 2001, VOLS 1-4, PROCEEDINGS, 2001, : 1048 - 1052
  • [4] Implementation and performance of a turbo/MAP decoder
    Pietrobon, SS
    INTERNATIONAL JOURNAL OF SATELLITE COMMUNICATIONS, 1998, 16 (01): : 23 - 46
  • [5] Implementation of Turbo/MAP decoder hardware
    Wang, Xue-Dong
    Yang, Hua
    Harbin Gongye Daxue Xuebao/Journal of Harbin Institute of Technology, 2002, 34 (02): : 173 - 176
  • [6] A Low Complexity Block Turbo Decoder Architecture
    Vanstraceele, C.
    Geller, B.
    Brossier, J. -M.
    Barbot, J. -P.
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2008, 56 (12) : 1985 - 1987
  • [7] Performance and complexity of block turbo decoder circuits
    Adde, P
    Pyndiah, R
    Raoul, O
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 172 - 175
  • [8] Reduced complexity, FPGA implementation of quasi-cyclic LDPC decoder
    Spagnol, C
    Marnane, W
    Popovici, E
    Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 1, 2005, : 289 - 292
  • [9] Extrinsic information memory reduced architecture for non-binary turbo decoder implementation
    Park, Sook Min
    Kwak, Jaeyoung
    Lee, Kwyro
    2008 IEEE 67TH VEHICULAR TECHNOLOGY CONFERENCE-SPRING, VOLS 1-7, 2008, : 539 - +
  • [10] A Reduced Complexity MIMO Decoder
    Chavali, Nanda Kishore
    Kumar, Kranti B.
    2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, INFORMATICS, COMMUNICATION AND ENERGY SYSTEMS (SPICES), 2015,
12345