Implementation of Turbo decoder with reduced complexity for spacecraft

被引:0
|
作者
Zhang, Qi [1 ]
Wang, Yong-Qing [1 ]
Liu, Dong-Lei [1 ]
机构
[1] School of Information and Electronics, Beijing Institute of Technology, Beijing 100081, China
来源
Yuhang Xuebao/Journal of Astronautics | 2013年 / 34卷 / 12期
关键词
Approximation algorithms - Signal processing - Turbo codes;
D O I
10.3873/j.issn.1000-1328.2013.12.012
中图分类号
学科分类号
摘要
Aiming at practical requirements for the received sharply-attenuated weak signal process in space TT&C communication system, an implementation technique of low-complexity Turbo decoder for spacecraft is studied. A modified Turbo decoder structure implemented on FPGA is presented by adopting the Log-MAP algorithm based on approximation by broken line. First, much computation in branch metric of iterative decoding is simplified to save storage resources. Next, a semi-parallel processing is proposed to optimize the whole hardware architecture and raise decoding rate. Through the interleaver and generator matrix recommend by CCSDS, simulation and measured results show that storage process complexity is cut by 29.6% without more slice resources and the coding gain reaches 9.9dB at the BER of 10-6. This decoder has been successfully applied to an aerospace engineering.
引用
收藏
页码:1621 / 1627
相关论文
共 50 条
  • [21] Low hardware complexity parallel turbo decoder architecture
    Wang, ZF
    Tang, YY
    Wang, Y
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 53 - 56
  • [22] Fast Convergence and Low Complexity Stochastic Turbo Decoder
    Zhang, Zhenbing
    Hu, Jianhao
    Chen, Jienan
    Han, Kaining
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 659 - 662
  • [23] Non-recursive max* operator with reduced implementation complexity for turbo decoding
    Papaharalabos, S.
    Mathiopoulos, P. T.
    Masera, G.
    Martina, M.
    IET COMMUNICATIONS, 2012, 6 (07) : 702 - 707
  • [24] FPGA Implementation and Power Estimation of a Memory-Reduced LTE-Advanced Turbo Decoder
    Shi, Yaqin
    Zhan, Ming
    Zeng, Jie
    IEEE 2018 INTERNATIONAL CONGRESS ON CYBERMATICS / 2018 IEEE CONFERENCES ON INTERNET OF THINGS, GREEN COMPUTING AND COMMUNICATIONS, CYBER, PHYSICAL AND SOCIAL COMPUTING, SMART DATA, BLOCKCHAIN, COMPUTER AND INFORMATION TECHNOLOGY, 2018, : 607 - 611
  • [25] Reduced complexity VLC sequence decoder
    Nguyen, H
    Duhamel, P
    DCC 2004: DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2004, : 554 - 554
  • [26] Partial turbo detection with reduced complexity
    Ouardi, Aissa
    Djebbari, A.
    Bouazza, B. S.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2011, 98 (06) : 825 - 831
  • [27] Reduced complexity APP for turbo equalization
    Raphaeli, D
    Saguy, A
    2002 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, CONFERENCE PROCEEDINGS, 2002, : 1940 - 1943
  • [28] FPGA implementation of turbo decoder for WCDMA system: High efficient structure for log-MAP turbo decoder
    Jiang, Jun
    Bai, Chun-Long
    Zhang, Ping
    Hu, Jian-Dong
    Beijing Youdian Daxue Xuebao/Journal of Beijing University of Posts and Telecommunications, 2002, 25 (01): : 22 - 26
  • [29] A reduced-complexity, scalable implementation of low density parity check (LDPC) decoder
    Zhu, Yuming
    Chen, Yanni
    Hocevar, Dale
    Goel, Manish
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 83 - 88
  • [30] DSP-based implementation of a turbo-decoder
    Univ of Victoria, Victoria, Canada
    Conf Rec IEEE Global Telecommun Conf, (2751-2755):