共 50 条
- [21] Low hardware complexity parallel turbo decoder architecture PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 53 - 56
- [22] Fast Convergence and Low Complexity Stochastic Turbo Decoder 2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 659 - 662
- [24] FPGA Implementation and Power Estimation of a Memory-Reduced LTE-Advanced Turbo Decoder IEEE 2018 INTERNATIONAL CONGRESS ON CYBERMATICS / 2018 IEEE CONFERENCES ON INTERNET OF THINGS, GREEN COMPUTING AND COMMUNICATIONS, CYBER, PHYSICAL AND SOCIAL COMPUTING, SMART DATA, BLOCKCHAIN, COMPUTER AND INFORMATION TECHNOLOGY, 2018, : 607 - 611
- [25] Reduced complexity VLC sequence decoder DCC 2004: DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2004, : 554 - 554
- [27] Reduced complexity APP for turbo equalization 2002 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, CONFERENCE PROCEEDINGS, 2002, : 1940 - 1943
- [28] FPGA implementation of turbo decoder for WCDMA system: High efficient structure for log-MAP turbo decoder Beijing Youdian Daxue Xuebao/Journal of Beijing University of Posts and Telecommunications, 2002, 25 (01): : 22 - 26
- [29] A reduced-complexity, scalable implementation of low density parity check (LDPC) decoder 2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 83 - 88