Predicting processor performance with a machine learnt model

被引:0
|
作者
Beg, Azam [1 ]
机构
[1] UAE Univ, Coll Informat Technol, Al Ain, U Arab Emirates
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Architectural simulators are traditionally used to study the design trade-offs for processor systems. The simulators are implemented in a high-level programming language or a hardware descriptive language, and are used to estimate the system performance prior to the hardware implementation. The simulations, however, may need to run for long periods of time for even a small set of design variations. In this paper, we propose a machine learnt (neural network/NN) model for estimating the execution performance of a superscalar processor. Multiple runs for the model are finished in less than a few milliseconds as compared to days or weeks required for. simulation-based methods. The model is able to predict the execution throughput of a processor system with over 85% accuracy when tested with six SPEC2000 CPU integer benchmarks. The proposed model has possible applications in computer architecture research and teaching.
引用
收藏
页码:884 / 887
页数:4
相关论文
共 50 条
  • [21] Machine learning model selection for predicting bathymetry
    Moran, Nicholas
    Stringer, Ben
    Lin, Bruce
    Hoque, Md Tamjidul
    DEEP-SEA RESEARCH PART I-OCEANOGRAPHIC RESEARCH PAPERS, 2022, 185
  • [22] Predicting and Preventing Malware in Machine Learning Model
    Nisha, D.
    Sivaraman, E.
    Honnavalli, Prasad B.
    2019 10TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2019,
  • [23] Predicting Air Quality Using machine model
    不详
    CURRENT SCIENCE, 2023, 125 (12): : 1292 - 1293
  • [24] High Performance Packet Processor Architecture for Network Virtualization Programmable Packet Processor Architecture as a Data Flow Machine
    Rim, Steven Y.
    Cui, Zhenguo
    Qian, Lin
    2018 INTERNATIONAL CONFERENCE ON ALGORITHMS, COMPUTING AND ARTIFICIAL INTELLIGENCE (ACAI 2018), 2018,
  • [25] Performance model of processor-memory interconnections for multiprocessors
    Wang, J.
    Chen, S.-S.
    Proceedings of the ISMM International Symposium Computer Applications in Design, Simulation and Analysis, 1991,
  • [26] Predicting Bus Contention Effects on Energy and Performance in Multi-Processor SoCs
    Penolazzi, Sandro
    Sander, Ingo
    Hemani, Ahmed
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1196 - 1199
  • [27] An integrated performance and power model for superscalar processor designs
    Zhu, Yongxin
    Wong, Weng-Fai
    Andrei, Stefan
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 948 - 951
  • [28] Predicting the performance of a 3D processor-memory chip stack
    Jacob, P
    Erdogan, O
    Zia, A
    Belemjian, PM
    Kraft, RP
    McDonald, JF
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 540 - 547
  • [29] Machine learnt models for materials design
    Sankaranarayanan, Subramanian
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2018, 255
  • [30] An advanced induction machine model for predicting inverter-machine interaction
    Sudhoff, SD
    Kuhn, BT
    Aliprantis, DC
    Chapman, PL
    PESC 2001: 32ND ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-4, CONFERENCE PROCEEDINGS, 2001, : 2043 - 2052