Negative bias temperature instability and relaxation in HfSiON gate stack field effect devices

被引：0

作者：

Devine, R. A. B. ^{[1
]}

Hjalmarson, H. P. ^{[2
]}

Alshareef, H. N. ^{[3
]}

Quevedo-Lopez, M. ^{[3
]}

机构：

[1] New Mexico Inst Min & Technol, EMRTC, Socorro, NM 87801 USA

[2] Sandia Natl Labs, Albuquerque, NM 87185 USA

[3] Univ Texas Richardson, Dept Mat Sci & Engn, Richardson, TX 75080 USA

来源：

APPLIED PHYSICS LETTERS | 2008年 / 92卷 / 15期

关键词：

D O I：

10.1063/1.2912025

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

Negative bias temperature instability and relaxation measurements have been performed on HfSiON gate stack devices. The time exponent for threshold voltage shift evolution is observed to be temperature dependent. The dominant source of the positive charge induced threshold voltage variation is determined to be dielectric trapped charge and this is the source of variation during relaxation. Nonlinear threshold voltage shift versus inversion channel carrier mobility is observed. Its magnitude is inconsistent with expectations from existing models. (C) 2008 American Institute of Physics.

引用

页数：3

共 50 条

[31] Mechanism of negative bias temperature instability for PMOSFET's with thin gate oxide
Liu, HX
Hao, Y
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 824 - 827
[32] Interfacial reaction of TiN/HfSiON gate stack in high-temperature annealing for gate-first metal-oxide-semiconductor field-effect transistors
Matsuki, Takeo
Inumiya, Seiji
Mise, Nobuyuki
Eimori, Takahisa
Nara, Yasuo
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (4B): : 1921 - 1928
[33] Negative Bias Temperature Instability of p-Channel Metal Oxide Semiconductor Field Effect Transistor with Novel HfxMoyNz Metal Gate Electrodes
Peng, Hsing-Kan
Lai, Chao-Sung
Fan, Kung-Ming
Lin, Shian-Jyh
JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (04)
[34] Characteristics and fluctuation of negative bias temperature instability in Si nanowire field-effect transistors
Wang, Runsheng
Huang, Ru
He, Yandong
Wang, Zhenhua
Jia, Gaosheng
Kim, Dong-Won
Park, Donggun
Wang, Yangyuan
IEEE ELECTRON DEVICE LETTERS, 2008, 29 (03) : 242 - 245
[35] Negative bias temperature instabilities in HfSiON/TaN-based pMOSFETs
Houssa, M
Aoulaiche, M
Van Elshocht, S
De Gendt, S
Groeseneken, G
Heyns, MM
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 121 - 124
[36] Effect of Gate Length on Negative Bias Temperature Instability of 32nm Advanced Technology HKMG PMOSFET
Alimin, A. F. Muhammad
Hatta, S. F. Wan Muhamad
Soin, N.
2016 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE) PROCEEDINGS, 2016, : 272 - 275
[37] Re-examination of deuterium effect on negative bias temperature instability in ultra-thin gate oxides
Mitani, Yuichiro
Satake, Hideki
2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 112 - +
[38] Assessment of Negative Bias Temperature Instability Due to Interface and Oxide Trapped Charges in Gate-All-Around TFET Devices
Kumar, Pankaj
Koley, Kalyan
Askari, Syed Sadique Anwer
Maurya, Ashish
Kumar, Subindu
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2023, 22 : 157 - 165
[39] Effect of the process flow on negative-bias-temperature-instability
Scarpa, A
van Marwijk, L
Cacciato, A
Ballarin, F
2003 8TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2003, : 142 - 145
[40] Electric-field dependence of negative-bias temperature instability
Ushio, J
Okuyama, Y
Maruizumi, T
JOURNAL OF APPLIED PHYSICS, 2005, 97 (08)

← 1 2 3 4 5 →