In-situ shallow trench isolation etch with clean chemistry

被引:0
|
作者
Wang, XK [1 ]
Williams, S [1 ]
Padmapani, N [1 ]
Pan, SH [1 ]
机构
[1] Appl Mat Inc, Silicon Etch Div, Sunnyvale, CA 95054 USA
关键词
D O I
10.1109/IEMT.1998.731070
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
An in-situ hard-mask open and self-clean shallow trench isolation (STI) etch process with a bromine and fluorine based chemistry was developed using an Applied Materials DPS chamber. SEM micrograghs from an etched photoresist-patterned wafer show a desired trench profile with rounded bottom corners and smooth side walls. Quartz crystal micro-balance (QCM) measurements, coupon tests, and a 1000 wafer extended run demonstrate a dean STI process. No dry clean are necessary. The STT step used a chemistry which balanced oxygen passivation with fluorine based etching. More tapered profiles can be achieved by increasing the O2 flow rate. Furthermore, the side wall passivation and oxidation improve the bottom corner rounding, which is desired to minimize stress and current leakage. Fluorine radicals chemically etch the silicon. With increasing fluorine content, the formation of side wall passivation becomes less pronounced, and therefore the trench profile becomes more vertical. This strategy of balancing chemical etchants, passivators, and energetic ions enables tuning of the profile within a wide range. In addition to chemistry, the source power and bias power were all varied. The effect of these parameters on the trench profile angles, corner rounding and microloading are discussed. The simplicity, cleanliness, and excellent profile performance of the process make it a most promising candidate for sub-micron STI manufacturing.
引用
收藏
页码:150 / 154
页数:3
相关论文
共 50 条
  • [41] OPTIMIZATION OF A SHALLOW TRENCH ISOLATION PROCESS FOR IMPROVED PLANARIZATION
    COOPERMAN, SS
    NASR, AI
    GRULA, GJ
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1995, 142 (09) : 3180 - 3185
  • [42] Scatterometry for shallow trench isolation (STI) process metrology
    Raymond, CJ
    Littau, M
    Markle, R
    Purdy, M
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XV, 2001, 4344 : 716 - 725
  • [43] The Impact of Shallow Trench Isolation Effects on Circuit Performance
    Marella, Sravan K.
    Sapatnekar, Sachin S.
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 289 - 294
  • [44] Shallow Trench Isolation Chemical Mechanical Planarization: A Review
    Srinivasan, Ramanathan
    Dandu, Pradeep V. R.
    Babu, S. V.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2015, 4 (11) : P5029 - P5039
  • [45] Photoresist chemical mechanical polishing for shallow trench isolation
    Itoh, Akio
    Imai, Masahiko
    Arimoto, Yoshihiro
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1998, 37 (4 A): : 1697 - 1700
  • [46] Avoiding furnace slip in the era of shallow trench isolation
    Stephens, AE
    SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 774 - 785
  • [47] Flash EEPROM cells using shallow trench isolation
    Guillaumot, B
    SIXTH BIENNIAL IEEE INTERNATIONAL NONVOLATILE MEMORY TECHNOLOGY CONFERENCE, 1996, : 74 - 75
  • [48] Roles of sidewall oxidation in the devices with shallow trench isolation
    Pyi, SH
    Yeo, IS
    Weon, DH
    Kim, YB
    Kim, HS
    Lee, SK
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (08) : 384 - 386
  • [49] One step effective planarization of shallow trench isolation
    Chiou, HW
    Chen, LJ
    PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 199 - 201
  • [50] PROFILE CONTROL POSSIBILITIES FOR A TRENCH ETCH PROCESS BASED ON CHLORINE CHEMISTRY
    CRAZZOLARA, H
    GELLRICH, N
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1990, 137 (02) : 708 - 712