Low-power SRAMs in nanoscale CMOS technologies

被引：15
|
作者：
Zhang, Kevin [1 ]
Hamzaoglu, Fatih [1 ]
Wang, Yih [1 ]
机构：
[1] Intel Corp, Hillsboro, OR 97124 USA
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2008年 / 55卷 / 01期
关键词：
cache; low-power circuits; static random access memory (SRAM);
D O I：
10.1109/TED.2007.911356
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As CMOS technology scaling is advancing beyond 100 nm, it has become increasingly difficult to meet the power and performance goals for various product applications while achieving aggressive area scaling in static random access memory (SRAM) development. This paper addresses many of the most pressing challenges in today's SRAM design from perspectives of both process technology optimization and design innovation. Key process tradeoff and optimization along with the advanced circuit design techniques for power management and low-voltage operation are discussed.
引用
收藏
页码：145 / 151
页数：7
相关论文
共 50 条
  • [1] High-performance low-power sensing scheme for nanoscale SRAMs
    Valaee, A.
    Al-Khalili, A. J.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (06): : 406 - 413
  • [2] CMOS/SOI technologies for low-power and low-voltage circuits
    Pelloie, JL
    Raynaud, C
    Faynot, O
    Grouillet, A
    de Pontcharra, JD
    MICROELECTRONIC ENGINEERING, 1999, 48 (1-4) : 327 - 334
  • [3] Low-leakage 0.11 μm CMOS for low-power RF-ICs and SRAMs applications
    Lin, YS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B): : 2114 - 2118
  • [4] Low-leakage 0.11 μm CMOS for low-power RF-ICs and SRAMs applications
    Lin, Y.-S. (stephenlin@ncnu.edu.tw), 1600, Japan Society of Applied Physics (42):
  • [5] On the Test and Mitigation of Malfunctions in Low-Power SRAMs
    Zordan, L. H. Bonet
    Bosio, A.
    Dilillo, L.
    Girard, P.
    Virazel, A.
    Badereddine, N.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2014, 30 (05): : 611 - 627
  • [6] On the Test and Mitigation of Malfunctions in Low-Power SRAMs
    L. H. Bonet Zordan
    A. Bosio
    L. Dilillo
    P. Girard
    A. Virazel
    N. Badereddine
    Journal of Electronic Testing, 2014, 30 : 611 - 627
  • [7] Static and Dynamic Stability Improvement Strategies for 6T CMOS Low-power SRAMs
    Alorda, B.
    Torrens, G.
    Bota, S.
    Segura, J.
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 429 - 434
  • [8] Failure Analysis and Test Solutions for Low-Power SRAMs
    Zordan, L. B.
    Bosio, A.
    Dilillo, L.
    Girard, P.
    Pravossoudovitch, S.
    Todri, A.
    Virazel, A.
    Badereddine, N.
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 459 - +
  • [9] Innovative materials, devices, and CMOS technologies for low-power mobile multimedia
    Skotnicki, Thomas
    Fenouillet-Beranger, Claire
    Gallon, Claire
    Baeuf, Frederic
    Monfray, Stephane
    Payet, Fabrice
    Pouydebasque, Arnaud
    Szczap, Melanie
    Farcy, Alexis
    Arnaud, Franck
    Clerc, Sylvain
    Sellier, Manuel
    Cathignol, Augustin
    Schoellkopf, Jean-Pierre
    Perea, Ernesto
    Ferrant, Richard
    Mingam, Herve
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) : 96 - 130
  • [10] Asymmetrically Doped FinFETs for Low-Power Robust SRAMs
    Moradi, Farshad
    Gupta, Sumeet Kumar
    Panagopoulos, Georgios
    Wisland, Dag T.
    Mahmoodi, Hamid
    Roy, Kaushik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (12) : 4241 - 4249
12345