Mixed-signal calibration of sample-time error in time-interleaved ADCs

被引:5
|
作者
Zhang, P. [1 ]
Ye, F. [1 ]
Yu, B. [1 ]
Luo, L. [1 ]
Ren, J. [1 ]
机构
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China
关键词
5;
D O I
10.1049/el.2011.0547
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A mixed-signal scheme is presented to calibrate sample-time error in time-interleaved (TI) analogue-to-digital converters (ADCs). Based on the information collected by the timing error detection subsystem through digital processing, sample-time error is corrected using the proposed voltage-controlled bootstrapped switch. A two-channel TI-ADC system of 14-bit 200 MS/s has been implemented to evaluate the performance of the technique. Simulation results show that the ADC system achieves a 77.4 dB SNDR and an 84.3 dB SFDR at 97.7 MHz after calibration.
引用
收藏
页码:533 / 535
页数:3
相关论文
共 50 条
  • [31] Adaptive Calibration of Channel Mismatches in Time-Interleaved ADCs Based on Equivalent Signal Recombination
    Liu, Su Juan
    Qi, Pei Pei
    Wang, Jun Shan
    Zhang, Mei Hui
    Jiang, Wen Shu
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2014, 63 (02) : 277 - 286
  • [32] Joint Blind Calibration for Mixed Mismatches in Two-Channel Time-Interleaved ADCs
    Wang, Yinan
    Johansson, Hakan
    Xu, Hui
    Sun, Zhaolin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (06) : 1508 - 1517
  • [33] A Novel Calibration Algorithm for Timing Mismatch in Time-Interleaved ADCs
    Cao, Yu
    Miao, Peng
    Li, Fei
    2019 5TH INTERNATIONAL CONFERENCE ON FRONTIERS OF SIGNAL PROCESSING (ICFSP 2019), 2019, : 126 - 130
  • [34] Interchannel Mismatch Calibration Techniques for Time-Interleaved SAR ADCs
    Bagheri, Mojtaba
    Schembari, Filippo
    Zare-Hoseini, Hashem
    Staszewski, Robert Bogdan
    Nathan, Arokia
    IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2021, 2 : 420 - 433
  • [35] Timing-Skew Calibration Techniques in Time-Interleaved ADCs
    Gu, Mingyang
    Tao, Yunsong
    Zhong, Yi
    Jie, Lu
    Sun, Nan
    IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY, 2025, 5 : 1 - 10
  • [36] Background analog and mixed signal calibration system for time-interleaved ADC
    Khalil, Raouf
    Louerat, Marie-Minerve
    Petigny, Roger
    MICROELECTRONICS JOURNAL, 2015, 46 (07) : 656 - 667
  • [37] A Digital Timing Mismatch Calibration Technique in Time-Interleaved ADCs
    Li, Jing
    Wu, Shuangyi
    Liu, Yang
    Ning, Ning
    Yu, Qi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 486 - 490
  • [38] Background Calibration of Multiple Channel Mismatches in Time-Interleaved ADCs
    Yen Hoang Thi
    Van-Thanh Ta
    Han Le Duc
    Duong Quang Manh
    Van-Phuc Hoang
    PROCEEDINGS OF 2019 3RD INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SIGNAL PROCESSING, TELECOMMUNICATIONS & COMPUTING (SIGTELCOM 2019), 2019, : 43 - 47
  • [39] A Scalable Bandwidth Mismatch Calibration Technique for Time-Interleaved ADCs
    Park, Yunsoo
    Kim, Jintae
    Kim, Chulwoo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (11) : 1889 - 1897
  • [40] Digital background calibration for timing mismatch in time-interleaved ADCs
    Chen, HH
    Lee, J
    Chen, JT
    ELECTRONICS LETTERS, 2006, 42 (02) : 74 - 75