Mixed-signal calibration of sample-time error in time-interleaved ADCs

被引：5
|
作者：
Zhang, P. [1 ]
Ye, F. [1 ]
Yu, B. [1 ]
Luo, L. [1 ]
Ren, J. [1 ]
机构：
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China
来源：
ELECTRONICS LETTERS | 2011年 / 47卷 / 09期
关键词：
5;
D O I：
10.1049/el.2011.0547
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A mixed-signal scheme is presented to calibrate sample-time error in time-interleaved (TI) analogue-to-digital converters (ADCs). Based on the information collected by the timing error detection subsystem through digital processing, sample-time error is corrected using the proposed voltage-controlled bootstrapped switch. A two-channel TI-ADC system of 14-bit 200 MS/s has been implemented to evaluate the performance of the technique. Simulation results show that the ADC system achieves a 77.4 dB SNDR and an 84.3 dB SFDR at 97.7 MHz after calibration.
引用
收藏
页码：533 / 535
页数：3
相关论文
共 50 条
  • [1] A mixed sample-time error calibration technique in time-interleaved ADCs
    Yu, Bei
    Chen, Chixiao
    Yea, Fan
    Ren, Junyan
    IEICE ELECTRONICS EXPRESS, 2013, 10 (24):
  • [2] Mixed-Signal Clock-Skew Calibration Technique for Time-Interleaved ADCs
    Camarero, David
    Ben Kalaia, Karim
    Naviner, Jean-Francois
    Loumeau, Patrick
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (11) : 3676 - 3687
  • [3] Error detection and calibration for Time-Interleaved ADCs
    Ping, Yifan
    Yang, Xinquan
    Kuang, Yin
    Lin, Wei
    2014 XXXITH URSI GENERAL ASSEMBLY AND SCIENTIFIC SYMPOSIUM (URSI GASS), 2014,
  • [4] A Sample-Time Error Calibration Technique in Time-Interleaved ADCs with Correlation-Based Detection and Voltage-Controlled Compensation
    Zhang, Yiwen
    Zhu, Xiaoshi
    Chen, Chixiao
    Ye, Fan
    Ren, Junyan
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 128 - 131
  • [5] A sample-time error compensation technique for time-interleaved ADC systems
    Haftbaradaran, Afshin
    Martin, Kenneth W.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 341 - 344
  • [6] A low-complexity digital background calibration of sample-time error in time-interleaved A/D converters
    Bazrafshan, Amir
    Taherzadeh-Sani, Mohammad
    Nabki, Frederic
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 76 (02) : 245 - 249
  • [7] A low-complexity digital background calibration of sample-time error in time-interleaved A/D converters
    Amir Bazrafshan
    Mohammad Taherzadeh-Sani
    Frederic Nabki
    Analog Integrated Circuits and Signal Processing, 2013, 76 : 245 - 249
  • [8] Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter
    Jamal, SM
    Fu, DH
    Singh, MP
    Hurst, PJ
    Lewis, SH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (01) : 130 - 139
  • [9] A background sample-time error calibration technique using random data for wide-band high-resolution time-interleaved ADCs
    Haftbaradaran, Afshin
    Martin, Kenneth W.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (03) : 234 - 238
  • [10] A 14-bit 200-MS/s time-interleaved ADC with sample-time error calibration
    张逸文
    陈迟晓
    余北
    叶凡
    任俊彦
    半导体学报, 2012, 33 (10) : 116 - 121
12345