Characterization and modeling of parasitic emission in deep submicron CMOS

被引：31
|
作者：
Vrignon, B [1 ]
Bendhia, SD
Lamoureux, E
Sicard, E
机构：
[1] STMicroelect, Cent Res & Dev, F-38920 Crolles, France
[2] Inst Natl Sci Appl, F-31077 Toulouse, France
来源：
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY | 2005年 / 47卷 / 02期
关键词：
complementary metal-oxide semiconductor (CMOS) technology; electromagnetic compatability (EMC); electromagnetic interference (EMI) modeling; on-chip sampling;
D O I：
10.1109/TEMC.2005.847408
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a study of the parasitic emissions of a 0.18-mu m CMOS experimental integrated circuit (IC) and an accurate method for modeling the internal current switching to forecast electromagnetic interference (EMI). The effectiveness of emission reduction techniques is quantified through a set of conducted noise measurements. A simple core model is developed, based on the current switching activity. Added to a lumped-element model of the test board and the package, good agreement between simulation and measurements are obtained up to 10 GHz. The simulation methodology may be applied to forecast the impact of low emission design techniques on the EMI of ICs.
引用
收藏
页码：382 / 387
页数：6
相关论文
共 50 条
  • [41] Leakage current in deep-submicron CMOS circuits
    Roy, K
    Mukhopadhyay, S
    Mahmoodi-Meimand, H
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (06) : 575 - 600
  • [42] Identifying defects in deep-submicron CMOS ICs
    Soden, JM
    Hawkins, CF
    Miller, AC
    IEEE SPECTRUM, 1996, 33 (09) : 66 - 71
  • [43] Analog design in deep submicron CMOS processes for LHC
    Rivetti, A
    Anelli, G
    Anghinolfi, F
    Campbell, M
    Delmastro, M
    Heijne, E
    Faccio, F
    Florian, S
    Jarron, P
    Kloukinas, K
    Marchioro, A
    PROCEEDINGS OF THE FIFTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 1999, : 157 - 161
  • [44] RF integration into CMOS and deep-submicron challenges
    Svensson, C
    Soumyanath, K
    Kaiser, B
    Vasudev, PK
    Carley, LR
    Kalter, H
    Ackland, B
    IEEE DESIGN & TEST OF COMPUTERS, 1999, 16 (03): : 112 - 116
  • [45] Energy efficient signaling in deep submicron CMOS technology
    Ben Dhaou, I
    Sundararajan, V
    Tenhunen, H
    Parhi, KK
    INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 319 - 324
  • [46] Integration of NiSi SALICIDE for deep submicron CMOS technologies
    Lin, XW
    Ibrahim, N
    Topete, L
    Pramanik, D
    ADVANCED INTERCONNECTS AND CONTACT MATERIALS AND PROCESSES FOR FUTURE INTEGRATED CIRCUITS, 1998, 514 : 179 - 184
  • [47] Modeling the wiring of deep submicron ICs
    Walker, MG
    IEEE SPECTRUM, 2000, 37 (03) : 65 - 71
  • [48] Power calculation and modeling in deep submicron
    Abraham, J
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 124 - 126
  • [49] SPICE modeling of MOSFETs in deep submicron
    Angelov, G
    Hristov, M
    27TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY, BOOKS 1-3, CONFERENCE PROCEEDINGS: MEETING THE CHALLENGES OF ELECTRONICS TECHNOLOGY PROGRESS, 2004, : 257 - 262
  • [50] DEEP-SUBMICRON MODELING TOOLS
    CROW, AM
    COLLEY, J
    ELECTRONIC PRODUCT DESIGN, 1994, 15 (11): : 24 - &
12345