Characterization and modeling of parasitic emission in deep submicron CMOS

被引：31
|
作者：
Vrignon, B [1 ]
Bendhia, SD
Lamoureux, E
Sicard, E
机构：
[1] STMicroelect, Cent Res & Dev, F-38920 Crolles, France
[2] Inst Natl Sci Appl, F-31077 Toulouse, France
来源：
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY | 2005年 / 47卷 / 02期
关键词：
complementary metal-oxide semiconductor (CMOS) technology; electromagnetic compatability (EMC); electromagnetic interference (EMI) modeling; on-chip sampling;
D O I：
10.1109/TEMC.2005.847408
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a study of the parasitic emissions of a 0.18-mu m CMOS experimental integrated circuit (IC) and an accurate method for modeling the internal current switching to forecast electromagnetic interference (EMI). The effectiveness of emission reduction techniques is quantified through a set of conducted noise measurements. A simple core model is developed, based on the current switching activity. Added to a lumped-element model of the test board and the package, good agreement between simulation and measurements are obtained up to 10 GHz. The simulation methodology may be applied to forecast the impact of low emission design techniques on the EMI of ICs.
引用
收藏
页码：382 / 387
页数：6
相关论文
共 50 条
  • [1] The parasitic resistance analysis of deep-submicron CMOS with inverse modeling
    Deura, M
    Yamaguchi, S
    Sugii, T
    MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 292 - 300
  • [2] Modeling and characterization of ultra deep submicron CMOS devices
    Arora, ND
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (06): : 967 - 975
  • [3] Transition time modeling in deep submicron CMOS
    Maurine, P
    Rezzoug, M
    Azemard, N
    Auvergne, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (11) : 1352 - 1363
  • [4] Mismatch characterization and modelization of Deep Submicron CMOS Transistors
    Thibieroz, H
    Duvallet, A
    MICROELECTRONIC DEVICE TECHNOLOGY III, 1999, 3881 : 121 - 128
  • [5] Bridging fault modeling and simulation for deep submicron CMOS ICs
    Favalli, M
    Dalpasso, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (08) : 941 - 953
  • [6] STUDY OF PARASITIC CAPACITANCE EFFECT ON NOISE FIGURE OF IDCLNA IN DEEP SUBMICRON CMOS TECHNOLOGIES
    Manjula, S.
    Selvathi, D.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (05)
  • [7] A methodology for the characterization of arithmetic circuits on CMOS deep submicron technologies
    Estrada, A
    Jiménez, CJ
    Valencia, M
    VLSI Circuits and Systems II, Pts 1 and 2, 2005, 5837 : 902 - 912
  • [8] Characterization and modeling of MOSFET mismatch of a deep submicron technology
    Quarantelli, M
    Saxena, S
    Dragone, N
    Babcock, JA
    Hess, C
    Minehane, S
    Winters, S
    Chen, JJ
    Karbasi, H
    Guardiani, C
    ICMTS 2003: PROCEEDINGS OF THE 2003 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2003, : 238 - 243
  • [9] IDDQ characterization in submicron CMOS
    Ferre, A
    Figueras, J
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 136 - 145
  • [10] SoC integration in deep submicron CMOS
    Rickert, P
    Haroun, B
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 653 - 656
12345