共 50 条
- [2] Driving metallization dimensions to sub-30nm using immersion lithography and a self-aligned double patterning scheme ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 403 - 407
- [4] Dark field double dipole lithography (DDL) for 45nm node and beyond PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XIII, PTS 1 AND 2, 2006, 6283
- [5] Double Dipole Lithography for 65nm node and beyond: a technology readiness review PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 481 - 498
- [6] Statistical approach to specify DPT process in terms of patterning and electrical performance of sub-30nm DRAM device DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION V, 2011, 7974
- [7] Metal Control Gate for Sub-30nm Floating Gate NAND Memory 2008 9TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2008, : 82 - 85
- [8] DFM challenges for 32nm node with double dipole lithography (DDL) and double patterning technology (DPT) ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 479 - +
- [9] Nano imprint Template Fabrication using wafer pattern for sub-30nm ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES II, 2010, 7637