Model-based Double Dipole Lithography for Sub-30nm node Device

被引:1
|
作者
Je, A-Young [1 ]
Choi, Soo-Han [1 ,4 ]
Lee, Jeong-Hoon [2 ]
Lee, Ji-Young
Word, James
Park, Chul-Hong [1 ]
Lee, Sang-Hoon [1 ,3 ]
Yoo, Moon-Hyun [1 ,3 ]
Kim, Gyu-Tae [4 ]
机构
[1] Samsung Elect Co Ltd, Semicond R&D Ctr, CAE Team, Hwasung City, South Korea
[2] Samsung Electronics Co., Ltd,, Semicond R&D Ctr, Proc Dev Team, Hwasung City, Turkey
[3] Mentor Graph Corp, Wilsonville, OR 97070 USA
[4] Korea Univ, Sch Elect Engn, Seoul, South Korea
来源
PHOTOMASK TECHNOLOGY 2010 | 2010年 / 7823卷
关键词
model-based double dipole lithography; bi-direction metal; process margin; process window;
D O I
10.1117/12.864081
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
As the optical lithography advances into the sub-30nm technology node, the various candidates of lithography have been discussed. Double dipole lithography (DDL) has been a primary lithography candidate due to the advantages of a simpler process and a lower mask cost compared to the double patterning lithography (DPL). However, new DDL requirements have been also emerged to improve the process margin and to reduce the mask-enhanced error factor (MEEF), which is to maximize the resolution and image contrast. There are two approaches in DDL i.e. model based- and rule based-DDLs. Rule-based DDL, in which the patterns are decomposed by the simple rules such as x-and y-directional rules, shows the low process margin in the 2-dimension (2D) patterns, i.e., line-end to line-end, line-end to bar and semi-isolated bars. In this paper, we first present various analyses of our new model-based DDL (MBDDL) method. Our goal is to maximize the process margin of the 2D patterns. Our main contributions are as follows. (1) We generate new 2D test patterns including various configurations of the metal layer. The new 2D patterns can be used to optimize the parameters of the MBDDL and to build the good design rules. The purpose of building the good design rules is improving the process margin of the certain 2D patterns with the low process margin in spite of optimizing the parameters of MBDDL. (2) We optimize the initial layout decomposition, which is the first step of MBDDL and affects the whole of MBDDL quality. In addition, the model-based decomposition is applied with the process-window OPC (PWOPC) in terms of the criteria of edge placement error (EPE) and mask rule checking (MRC) violation. Our new model-based approach including the newly designed test patterns and optimized decomposition parameters leads to the improved depth of focus (DOF) and enhanced the exposure latitude (EL). We achieve the 80nm DOF, which is the manufacturable margin for the metal 1 layer at the sub-30nm node.
引用
下载
收藏
页数:10
相关论文
共 50 条
  • [1] Pathway to sub-30nm resolution in EUV lithography
    Thackeray, James W.
    Nassar, Roger A.
    Spear-Alfonso, Kathleen
    Brainard, Robert
    Goldfarb, Dario
    Wallow, Thomas
    Wei, Yayi
    Montgomery, Warren
    Petrillo, Karen
    Wood, Obert
    Koay, Chiew-seng
    Mackey, Jeff
    Naulleau, Patrick
    Pierson, Bill
    Solak, Harun H.
    JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2007, 20 (03) : 411 - 418
  • [2] Driving metallization dimensions to sub-30nm using immersion lithography and a self-aligned double patterning scheme
    Borst, Christopher
    Huli, Lior
    Bennett, Stephen
    Dai, Huixiong
    Bencher, Christopher
    Chen, Yongmei
    ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 403 - 407
  • [3] Model-based breakdown of resist and mask contributions to local CDU for sub-30-nm contact holes in EUV lithography
    Kim, Insung
    Park, Changmin
    Hwang, Myeongsu
    Yeo, Jeong-Ho
    Hahn, Jae W.
    MICROELECTRONIC ENGINEERING, 2014, 123 : 48 - 53
  • [4] Dark field double dipole lithography (DDL) for 45nm node and beyond
    Hsu, Stephen
    Burkhardt, Martin
    Park, Jungchul
    Van Den Broekel, Douglas
    Chen, J. Fung
    PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XIII, PTS 1 AND 2, 2006, 6283
  • [5] Double Dipole Lithography for 65nm node and beyond: a technology readiness review
    Hsu, S
    Eurlings, M
    Hendrickx, E
    Van Den Broeke, D
    Chiou, TB
    Chen, JF
    Laidig, T
    Shi, XL
    Finders, J
    PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 481 - 498
  • [6] Statistical approach to specify DPT process in terms of patterning and electrical performance of sub-30nm DRAM device
    Pyo, Yu-Jin
    Choi, Soo-Han
    Park, Chul-Hong
    Lee, Sang-Hoon
    Yoo, Moon-Hyun
    Kim, Gyu-Tae
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION V, 2011, 7974
  • [7] Metal Control Gate for Sub-30nm Floating Gate NAND Memory
    Chan, N.
    Beug, M. F.
    Knoefler, R.
    Mueller, T.
    Melde, T.
    Ackermann, M.
    Riedel, S.
    Specht, M.
    Ludwig, C.
    Tilke, A. T.
    2008 9TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2008, : 82 - 85
  • [8] DFM challenges for 32nm node with double dipole lithography (DDL) and double patterning technology (DPT)
    Chen, J. Fung
    Staud, Wolf
    Arnold, Bill
    ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 479 - +
  • [9] Nano imprint Template Fabrication using wafer pattern for sub-30nm
    Park, C. M.
    Kim, K. J.
    Lee, Y. J.
    Cho, K. Y.
    Lee, Y. M.
    Park, J. O.
    Kim, In S.
    Yeo, J. H.
    Choi, S. W.
    Park, C. H.
    Lee, D. H.
    Lee, B. K.
    Hwang, S. W.
    ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES II, 2010, 7637