ERROR ESTIMATES IN SECOND-ORDER CONTINUOUS-TIME SIGMA-DELTA MODULATORS

被引：0

作者：

Surroop, Dilshad ^{[1
,2
]}

Combes, Pascal ^{[2
]}

Martin, Philippe ^{[1
]}

机构：

[1] PSL Univ, MINES ParisTech, Ctr Automat & Syst, Paris, France

[2] Schneider Elect, Ind Automat Business, Pacy Sur Eure, France

来源：

2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021) | 2021年

关键词：

Sigma-Delta modulator; Continuous; Analog-to-Digital conversion (ADC); Approximation;

D O I：

10.1109/ICASSP39728.2021.9413672

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

Continuous-time Sigma-Delta (CT-Sigma Delta) modulators are oversampling Analog-to-Digital converters that may provide higher sampling rates and lower power consumption than their discrete counterpart. Whereas approximation errors are established for high-order discrete time Sigma Delta modulators, theoretical analysis of the error between the filtered output and the input remain scarce. This paper presents a general framework to study this error: under regularity assumptions on the input and the filtering kernel, we prove for a second-order CT-Sigma Delta that the error estimate may be in o(1/N-2), where N is the oversampling ratio. The whole theory is validated by numerical experiments.

引用

页码：5445 / 5448

页数：4

共 50 条

[31] High-loop-delay sixth-order bandpass continuous-time sigma-delta modulators
Javidan, Mohammad
Juillard, Jerome
Benabes, Philippe
IET CIRCUITS DEVICES & SYSTEMS, 2013, 7 (06) : 305 - 312
[32] Closed-Form Distortion Formulas for Continuous-Time Sigma-Delta Modulators
Zhang, Ailin
Shi, Guoyong
IEEE ACCESS, 2019, 7 (75642-75647) : 75642 - 75647
[33] Exact design of continuous-time sigma-delta modulators with multiple feedback DACs
Belotti, Oscar
Bonizzoni, Edoardo
Maloberti, Franco
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (01) : 255 - 264
[34] Optimization algorithm for linearity enhancement in the design of Continuous-Time Sigma-Delta Modulators
Paton, S
Hernandez, L
Frutos, R
Di Giandomenico, A
Wiesbauer, A
VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 93 - 99
[35] Effect of Mismatched Loop Delay in Continuous-Time Complex Sigma-Delta Modulators
Kim, Song-Bok
Werth, Tobias D.
Joeres, Stefan
Wunderlich, Ralf
Heinen, Stefan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (10) : 996 - 1000
[36] A Third-Order Continuous-Time Sigma-Delta Modulator for Bluetooth
Yang, Wen-Lin
Hsieh, Wen-Hung
Hung, Chung-Chih
2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 247 - 250
[37] Design and Implementation of Telescopic OTA in 8 Bit Second-Order Continuous-Time Band-Pass Sigma-Delta ADC
Jamuna, G.
Yellampalli, Siva
Swetha, S.
2014 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATION AND COMPUTATIONAL ENGINEERING (ICECCE), 2014, : 1 - 7
[38] Continuous-time sigma-delta modulators with reduced timing jitter sensitivity based on time delays
Hernández, L
ELECTRONICS LETTERS, 2003, 39 (14) : 1039 - 1041
[39] A time-domain noise-coupling technique for continuous-time sigma-delta modulators
Hossein Pakniat
Mohammad Yavari
Analog Integrated Circuits and Signal Processing, 2014, 78 : 439 - 452
[40] Excess loop delay effects in continuous-time quadrature bandpass sigma-delta modulators
Henkel, F
Langmann, U
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 1029 - 1032

← 1 2 3 4 5 →