A DESIGN APPROACH FOR PREDICTABLE AND EFFICIENT MULTI-CORE PROCESSOR FOR AVIONICS

被引:0
|
作者
Agrou, Hicham [1 ,2 ]
Sainrat, Pascal [1 ]
Gatti, Marc [2 ]
Faura, David [2 ]
Toillon, Patrice [2 ]
机构
[1] Univ Toulouse 3, IRIT, F-31062 Toulouse, France
[2] Thales Avionics, Meudonn la Foret, France
关键词
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
This paper presents design principles of a predictable and efficient multi-core system to meet embedded computers requirements in avionics. Multi-core processors are commonplace for massive data processing and personal use. Much of such systems have a number of features whose primary purpose is to improve performance. It results in the design of a set of hardware features which are difficult to analyze for certifiable avionic hard real-time applications. Such analysis is necessary because a fault in these applications could jeopardize the flight itself. Throughout a study of various academic and industrial works, we propose an approach to manage bottlenecks to meet avionic requirements in terms of partitioning, performance and predictability (determinism).
引用
收藏
页数:11
相关论文
共 50 条
  • [31] A Reconfigurable Audio Beamforming Multi-Core Processor
    Theodoropoulos, Dimitris
    Kuzmanov, Georgi
    Gaydadjiev, Georgi
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 3 - 15
  • [32] Development of a simultaneously threaded multi-core processor
    Zaghloul, SS
    Mudawar, M
    Darwish, MG
    ENABLING TECHNOLOGIES FOR THE NEW KNOWLEDGE SOCIETY, 2005, : 913 - 927
  • [33] A Cache Utility Monitor for Multi-core Processor
    Fang, Juan
    Cheng, Yan-Jin
    Cai, Min
    Chang, Ze-Qing
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION AND SENSOR NETWORKS (WCSN 2016), 2016, 44 : 561 - 565
  • [34] Process Synchronization in Multiprocessor and Multi-core Processor
    Rahman, Mohammed Mahmudur
    2012 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2012, : 554 - 559
  • [35] the Review of Cache Partitioning in Multi-core Processor
    Li, Shuo
    Xu, Gaochao
    Dong, Yushuang
    Wu, Feng
    ADVANCED MEASUREMENT AND TEST, PARTS 1 AND 2, 2010, 439-440 : 1223 - +
  • [36] FPGA-BASED MULTI-CORE PROCESSOR
    Wojcik, Wojciech
    Dlugopolski, Jacek
    COMPUTER SCIENCE-AGH, 2013, 14 (03): : 459 - 474
  • [37] FPGA Verification for Heterogeneous Multi-Core Processor
    Li X.
    Tang Z.
    Li W.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2021, 58 (12): : 2684 - 2695
  • [38] RETRACTED: Flight Safety Certification Implications for Complex Multi-Core Processor based Avionics Systems (Retracted Article)
    Athavale, Jyotika
    Mariani, Riccardo
    Paulitsch, Michael
    2019 IEEE/AIAA 38TH DIGITAL AVIONICS SYSTEMS CONFERENCE (DASC), 2019,
  • [39] Virtual Aggregated Processor in Multi-core Computers
    Huang, Z.
    Trotman, A.
    Zhang, J.
    Jia, X.
    Nowostawski, M.
    Rountree, N.
    Werstein, P.
    PDCAT 2008: NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2008, : 481 - +
  • [40] The design and implementation of a first-generation CELL processor - A multi-core SoC
    Pham, D
    Asano, S
    Bolliger, M
    Day, MN
    Hofstee, HP
    Johns, C
    Kahle, J
    Kameyama, A
    Keaty, J
    Masubuchi, Y
    Riley, M
    Shippy, D
    Stasiak, D
    Suzuoki, M
    Wang, M
    Warnock, J
    Weitzel, S
    Wendel, D
    Yamazaki, T
    Yazawa, K
    2005 International Conference on Integrated Circuit Design and Technology, 2005, : 49 - 52