Design and implementation of multi-channel high speed HDLC data processor

被引：0
|
作者：
Lu, YL [1 ]
Wang, ZG [1 ]
Qiao, LF [1 ]
Huang, B [1 ]
机构：
[1] Southeast Univ, Inst RF & OE ICs, Nanjing 210096, Peoples R China
来源：
2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4 | 2002年
关键词：
HDLC; communication protocol; time-multiplex; FPGA;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper presents the design of a multi-channel high speed HDLC data processor that can processes 128 logic channel HDLC data simultaneously. Its logic function and communication protocol coherence has been verified successfully by a real-time operation system-VxWorks through FPGA. In the system, this multi-channel HDLC processor connects with 8 E1 physical links, and all 128 logic channel data separated from 256 timeslots of 8 E1 frames are processed by this single HDLC processor by using time multiplex technology. Compared with other communication chips of the similar type, this circuit structure takes more advantages in chip resources' taking up and channel management.
引用
收藏
页码：1471 / 1475
页数：5
相关论文
共 50 条
  • [31] The design scheme of PHD-2000 multi-channel parallel preprocessing high-speed data acquisition system
    Xu, X
    Ding, SM
    Xu, DB
    Sun, XR
    ICEMI'2001: FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT AND INSTRUMENTS, VOL 1, CONFERENCE PROCEEDINGS, 2001, : 681 - 684
  • [32] High-speed multi-channel data acquisition & processing system based on multi-DSP
    Chen, XL
    Yang, JW
    Wang, YK
    PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, VOL 1, 2002, : 299 - 302
  • [33] Design and implementation of multi-channel bandpass filter for embedded system
    Wei, CH
    Hsiao, HC
    Tsai, SW
    DELTA 2006: THIRD IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, 2006, : 461 - +
  • [34] Design and Implementation of Multi-Channel Wideband and RF Signal Generator
    Zhang, Jiafen
    Mu, Feiyan
    Shi, Qingang
    He, Xiaodong
    2014 IEEE 17th International Conference on Computational Science and Engineering (CSE), 2014, : 1566 - 1569
  • [35] Multi-Channel Radar Signal Processor Design for Detection of Multiple Manoeuvring Targets
    Chandrakanth, V
    Channappayya, Sumohana S.
    Singh, Shivpal
    2022 23RD INTERNATIONAL RADAR SYMPOSIUM (IRS), 2022, : 57 - 62
  • [36] Synchronization Design for Multi-channel Data Acquisition System
    An, Jianfei
    Song, Kezhu
    Shang, Linfeng
    Yang, Junfeng
    MEASUREMENT TECHNOLOGY AND ENGINEERING RESEARCHES IN INDUSTRY, PTS 1-3, 2013, 333-335 : 472 - 479
  • [37] The design of multi-channel signals source with high-speed and high-precision based on FPGA
    1600, International Frequency Sensor Association, 46 Thorny Vineway, Toronto, ON M2J 4J2, Canada (21):
  • [38] Design and implementation of a multi-channel data transmission card using synchronous optical transmission technique
    Jing, W.C.
    Zhou, G.
    Zhang, Y.M.
    Tian, J.D.
    Li, H.F.
    Zhang, N.
    Deng, Y.X.
    Gaojishu Tongxin/High Technology Letters, 2001, 11 (07):
  • [39] A High-Speed Multi-Channel Readout for SSPM Arrays
    Janecek, Martin
    Walder, Jean-Pierre
    McVittie, Patrick J.
    Zheng, Bob
    von der Lippe, Henrik
    McClish, Mickel
    Dokhale, Purushottam
    Stapels, Christopher J.
    Christian, James F.
    Shah, Kanai S.
    Moses, William W.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (01) : 13 - 18
  • [40] Aspects of design and implementation of a multi-channel and multi-modal information system
    Demesticha, V
    Gergic, J
    Kleindienst, J
    Mast, M
    Polymenakos, L
    Schulz, H
    Seredi, L
    IEEE INTERNATIONAL CONFERENCE ON SOFTWARE MAINTENANCE, PROCEEDINGS: SYSTEMS AND SOFTWARE EVOLUTION IN THE ERA OF THE INTERNET, 2001, : 312 - 319
12345